MTC-20144TQ-I AMI Semiconductor, Inc., MTC-20144TQ-I Datasheet - Page 18

• Manufacturer Part Number: MTC-20144TQ-I
• Description: Integrated ADSL CMOS Analog Front-End Circuit
• Manufacturer: AMI Semiconductor, Inc.

”110”
”011”
”100”
”101”
”111”
3 bit for SC frequency selection
3 bit for HC frequency selection
1 bit for filtered VCXO output (’1’ = filtered)
VCO DAC value
8 bits for VCO DAC current (”0..0” = Min, ”1..1” = Max current)
TEST ONLY : power down states
12 bits for analog power down, each bit controls one block:
TXD (b14), TXED, ADC, HCF2, HCF1, SCF2,
SCF1, LNA, DAC, DACE, VCODAC, XTAL (b3)
TEST ONLY : TO output selection/ TI input selection
4 bits for analog test output selection, each code controls 1 (or none) blocks:
1 bits for uncoded ADC output (3X6bits on RXi, LTNT, PDOWN)
1 bits for SC1 input selection: DACE(‘0’), TIN (‘1’)
2 bits for SC2 input selection: DAC (“00”), LNA, TIN, AGND (“11”)
TEST ONLY : TIN input selection
2 bits for HC1 input selection: DACE (“00”), LNA, TIN, AGND (“11”)
2 bits for HC2 input selection: DAC (“00”), LNA, TIN, AGND (“11”)
2 bits for ADC input selection: SC2 (“00”), HC2, HC1, TIN (“11”)
2 bits for TXE input selection: HC1 (“00”), SC1, TIN, AGND (“11”)
2 bits for TX input selection: HC2 (“00”), SC2, TIN, AGND (“11”)
1 bits for external filter tuning frequency (onLTNT)
Not used. Reserved.
(“111”=138KHz=f0, “011”=f0/1.25 “100”=1.23*f0)
reset value = 111b
(“100”=1.104MHz=f0, “011”=f0/1.4375)
reset value = 100b
reset value = 0b
reset value = 1000_0000b
reset value = 0000_0000_0000b
DACE (“0001”, DAC, LNA, SC1, SC2, HC1, HC2, VTUNESC,
VTUNEHC, TEMPDIODE (“1010”)
reset value = 0000b
reset value 0b
reset vamue = 0b
reset value = 00b
reset value = 00b
reset value = 00b
reset value = 00b
reset value = 00b
reset value = 00b
reset value = 0b
18
MTC-20144
b[9:7]
b[6:4]
b[3]
b[14:7]
b[14:3]
b[14:11]
b[10]
b[9]
b[8:7]
b[14:13]
b[12:11]
b[10:9]
b[8:7]
b[6:5]
b[4]