SPFD54124B Drise, SPFD54124B Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
SPFD54124B
Manufacturer Part Number
SPFD54124B
Description
396-Channel 6-Bit Source Driver
Manufacturer
Drise
Datasheet
1.SPFD54124B.pdf
(224 pages)
www.DataSheet4U.com
7. FUNCTION DESCRIPTIONS................................................................................................................................................................... 109
© ORISE Technology Co., Ltd.
Proprietary & Confidential
6.3. P
7.1. MCU & RGB I
7.2. MPU I
7.3. MCU D
7.4. RGB
6.2.34. RDID1 (DAh): Read ID1 Value ............................................................................................................................................. 68
6.2.35. RDID2 (DBh): Read ID2 Value ............................................................................................................................................. 69
6.2.36. RDID3 (DCh): Read ID3 Value............................................................................................................................................. 70
6.3.1.
6.3.2.
6.3.3.
6.3.4.
6.3.5.
6.3.6.
6.3.7.
6.3.8.
6.3.9.
6.3.10. PWCTR3 (C2h): Power Control 3 (in Normal mode/ Full colors) ......................................................................................... 86
6.3.11. PWCTR4 (C3h): Power Control 4 (in Idle mode/ 8-colors) .................................................................................................. 88
6.3.12. PWCTR5 (C4h): Power Control 5 (in Partial mode/ full-colors) ........................................................................................... 90
6.3.13. VMCTR1 (C5h): VCOM Control 1 ........................................................................................................................................ 92
6.3.14. VMCTR2 (C6h): VCOM Control 2 ........................................................................................................................................ 94
6.3.15. RDVMH (C8h): Read the VCOMH Value NV memory ......................................................................................................... 96
6.3.16. WRID1 (D0h): Write ID1 Value............................................................................................................................................. 97
6.3.17. WRID2 (D1h): Write ID2 Value............................................................................................................................................. 98
6.3.18. WRID3 (D2h): Write ID3 Value............................................................................................................................................. 99
6.3.19. RDID4 (D3h): Read the ID4 value...................................................................................................................................... 100
6.3.20. NVFCTR1 (D9h): NV Memory Function Controller 1 ......................................................................................................... 101
6.3.21. NVFCTR2 (DEh): NV Memory Function Controller 2 ......................................................................................................... 103
6.3.22. NVFCTR3 (DFh): NV Memory Function Controller 3 ......................................................................................................... 104
6.3.23. GMCTRP1 (E0h): Gamma Correction Characteristics Setting .......................................................................................... 105
6.3.24. GMCTRP1 (E1h): Gamma Correction Characteristics Setting .......................................................................................... 107
7.2.1.
7.2.2.
7.2.3.
7.2.4.
7.2.5.
7.2.6.
7.2.7.
7.3.1.
7.3.2.
7.3.3.
7.4.1.
7.4.2.
ANEL
INTERFACE
NTERFACE
C
ATA
OMMAND
RGBCTR (B0h): RGB signal control .................................................................................................................................... 71
FRMCTR1 (B1h): Frame Rate Control (In normal mode/ Full colors).................................................................................. 73
FRMCTR2 (B2h): Frame Rate Control (In Idle mode/ 8-colors)........................................................................................... 75
FRMCTR3 (B3h): Frame Rate Control (In Partial mode/ full colors).................................................................................... 77
INVCTR (B4h): Display Inversion Control ............................................................................................................................ 79
RGBBPCTR (B5h): RGB Interface Blanking Porch setting.................................................................................................. 80
DISSET5 (B6h): Display Function set 5 ............................................................................................................................... 81
PWCTR1 (C0h): Power Control 1 ........................................................................................................................................ 83
PWCTR2 (C1h): Power Control 2 ........................................................................................................................................ 85
Interface Type Selection......................................................................................................................................................110
8080-Series Parallel interface(P68=’0’)...............................................................................................................................110
6800-Series Parallel Interface (P68=’1’) .............................................................................................................................113
Serial Peripheral interface ...................................................................................................................................................116
Data Transfer Break and Recovery .................................................................................................................................... 120
Data Transfer Pause .......................................................................................................................................................... 122
Data Transfer Modes.......................................................................................................................................................... 123
MCU Data Colour Coding for RAM data Write ................................................................................................................... 124
MCU Data Colour Coding for RAM data Read................................................................................................................... 135
Serial Interface (IM2 = ‘0’) .................................................................................................................................................. 140
General Description............................................................................................................................................................ 142
General Timing Diagram .................................................................................................................................................... 143
C
OLOUR
NTERFACE
................................................................................................................................................................................ 142
............................................................................................................................................................................... 109
D
ESCRIPTION
C
ODING
................................................................................................................................................................... 109
............................................................................................................................................................. 124
........................................................................................................................................................... 71
3
SPFD54124B
Preliminary
Preliminary Version: 0.6
APR. 26, 2007