XC3S1000L-4FT256C Xilinx, Inc., XC3S1000L-4FT256C Datasheet - Page 94

• Manufacturer Part Number: XC3S1000L-4FT256C
• Description: 1000000 SYSTEM GATE 1.2 VOLT FPGA
• Manufacturer: Xilinx, Inc.

Spartan-3 FPGA Family: DC and Switching Characteristics
Table 66: Timing for the Master and Slave Parallel Configuration Modes
94
INIT_B
CS_B
RDWR_B
CCLK
D0 - D7
BUSY
PROG_B
Notes:
1.
Clock-to-Output Times
T
Setup Times
T
T
T
(Input)
(Open-Drain)
(Input)
(Input)
(Input/Output)
(Inputs)
(Output)
SMCKBY
SMDCC
SMCSCC
SMCCW
Symbol
Switching RDWR_B High or Low while holding CS_B Low asynchronously aborts configuration.
(2)
The time from the rising transition on the CCLK pin to a signal
transition at the BUSY pin
The time from the setup of data at the D0-D7 pins to the rising
transition at the CCLK pin
The time from the setup of a logic level at the CS_B pin to the rising
transition at the CCLK pin
The time from the setup of a logic level at the RDWR_B pin to the
rising transition at the CCLK pin
Figure 36: Waveforms for Master and Slave Parallel Configuration
High-Z
T
SMCCW
T
SMDCC
Description
Byte 0
T
SMCSCC
www.xilinx.com
T
SMCCD
Byte 1
T
SMCKBY
T
Master
CCH
Slave/
Slave
Both
BUSY
1/F
DS099-3 (v2.5) December 4, 2009
Byte n
CCPAR
All Speed Grades
T
SMCKBY
10.0
10.0
10.0
Min
-
T
T
CCL
Product Specification
SMCCCS
Byte n+1
Max
12.0
-
-
-
DS099-3_05_041103
T
SMWCC
Units
High-Z
ns
ns
ns
ns
R