CY28404 Cypress Semiconductor, CY28404 Datasheet - Page 6

no-image

CY28404

Manufacturer Part Number
CY28404
Description
CK409-COMPLIANT CLOCK SYNTHESIZER
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2840400T
Manufacturer:
FAIRCHILD
Quantity:
419
Part Number:
CY284040C
Manufacturer:
CYP
Quantity:
20 000
Part Number:
CY284040CT
Manufacturer:
CYP
Quantity:
20 000
Part Number:
CY284040P
Manufacturer:
CYP
Quantity:
20 000
Part Number:
CY284040XCT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY28404OCT
Quantity:
200
Part Number:
CY28404OCT
Manufacturer:
CYPRESS
Quantity:
20 000
Document #: 38-07510 Rev. *B
Byte 2: Control Register 2
Byte 3: Control Register 3
Byte 4: Control Register 4
7
6
5
4
3
2
1
0
Bit
Bit
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
0
0
0
1
1
1
@Pup
@Pup
@Pup
Reserved
Reserved
Reserved
CPUT1, CPUC1
CPUT0, CPUC0
Reserved
Reserved
Reserved
SW PCI STOP
Reserved
PCI5
PCI4
PCI3
PCI2
PCI1
PCI0
USB_48 and 24_48MHz
USB_48
PCIF2
PCIF1
PCIF0
PCIF2
PCIF1
PCIF0
Name
Name
Name
Reserved, set = 0
Reserved, set = 0
Reserved, set = 0
CPU(T/C)1 Pwrdwn drive mode
0 = Driven in power down, 1 = Three-state
CPU(T/C)0 Pwrdwn drive mode
0 = Driven in power down, 1 = Three-state
Reserved, set = 0
Reserved, set = 0
Reserved, set = 0
SW PCI_STP Function
0= PCI_STP assert, 1= PCI_STP de-assert
When this bit is set to 0, all STOPPABLE PCI and PCIF outputs will be
stopped in a synchronous manner with no short pulses.
When this bit is set to 1, all STOPPED PCI and PCIF outputs will resume
in a synchronous manner with no short pulses.
Reserved, set = 1
PCI5 Output Enable
0 = Disabled, 1 = Enabled
PCI4 Output Enable
0 = Disabled, 1 = Enabled
PCI3 Output Enable
0 = Disabled, 1 = Enabled
PCI2 Output Enable
0 = Disabled, 1 = Enabled
PCI1 Output Enable
0 = Disabled, 1 = Enabled
PCI0 Output Enable
0 = Disabled, 1 = Enabled
USB_48 and 24_48MHz Drive Strength Control
0 = High Drive Strength, 1 = Low Drive Strength
USB_48 Output Enable
0 = Disabled, 1 = Enabled
Allow control of PCIF2 with assertion of SW PCI_STP
0 = Free Running, 1 = Stopped with SW PCI_STP
Allow control of PCIF1 with assertion of SW PCI_STP
0 = Free Running, 1 = Stopped with SW PCI_STP
Allow control of PCIF0 with assertion of SW PCI_STP
0 = Free Running, 1 = Stopped with SW PCI_STP
PCIF2 Output Enable
0 = Disabled, 1 = Enabled
PCIF1 Output Enable
0 = Disabled, 1 = Enabled
PCIF0 Output Enable
0 = Disabled, 1 = Enabled
Description
Description
Description
CY28404
Page 6 of 20

Related parts for CY28404