CY28404 Cypress Semiconductor, CY28404 Datasheet - Page 12

• Manufacturer Part Number: CY28404
• Description: CK409-COMPLIANT CLOCK SYNTHESIZER
• Manufacturer: Cypress Semiconductor

Document #: 38-07510 Rev. *B
PD# Deassertion
The power-up latency between PD# rising to a valid logic ‘1’
level and the starting of all clocks is less than 1.8 ms. The
CPUT/C outputs must be driven to greater than 200 mV is less
than 300 µs.
REF, 14.131818
CPUC, 133MHz
CPUT, 133MHz
REF, 14.131818
CPUC, 133MHz
CPUT, 133MHz
3V66, 66MHz
USB, 48MHz
3V66, 66MHz
PCI, 33MHz
USB, 48MHz
PWRDWN#
PCI, 33MHz
PWRDWN#
Figure 4. Power-down Deassertion Timing Waveforms
Figure 3. Power-down Assertion Timing Waveforms
Tdrive_PWRDN#
<300µs, >200mV
Tstable
<1.8ms
CY28404
Page 12 of 20