IDT72401L15SO IDT, Integrated Device Technology Inc, IDT72401L15SO Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT72401L15SO
Manufacturer Part Number
IDT72401L15SO
Description
IC FIFO PAR 64X4 15NS 16-SOIC
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet
1.IDT72401L10SO8.pdf
(9 pages)
Specifications of IDT72401L15SO
Function
Asynchronous
Memory Size
256 (64 x 4)
Data Rate
15MHz
Access Time
15ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
16-SOIC
Configuration
Dual
Density
256b
Word Size
4b
Organization
64x4
Sync/async
Asynchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
SOIC
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Supply Current
35mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
16
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72401L15SO
NOTES:
1. FIFO is initially full.
2. SO pulse is applied.
3. SI is held HIGH.
4. As soon as IR becomes HIGH the Input Data is loaded into the FIFO.
5. The write pointer is incremented. SI should not go LOW until (t
OUTPUT DATA
NOTES:
1. This data is loaded consecutively A, B, C.
2. Data is shifted out when SO makes a HIGH to LOW transition.
OUTPUT DATA
NOTES:
1. OR HIGH indicates that data is available and a SO pulse may be applied.
2. SO goes HIGH causing the next step.
3. OR goes LOW.
4. The read pointer is incremented.
5. OR goes HIGH indicating that new data (B) is now available at the FIFO outputs.
6. If the FIFO has only one word loaded (A DATA) then OR stays LOW and the A DATA remains unchanged at the outputs.
7. SO pulses applied when OR is LOW will be ignored.
INPUT DATA
IDT72401/72403
CMOS PARALLEL FIFO 64 x 4, 64 x 5
SO
IR
SI
OR
SO
OR
SO
(7)
(1)
(1)
(2)
A-DATA
(1)
Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH
(2)
t
SOH
t
ODH
Figure 6. The Mechanism of Shifting Data Out of the FIFO
(3)
1/f
A- DATA
OUT
PT
+ t
t
IPH
ODS
Figure 5. Output TIming
t
(3)
).
SOL
t
PT
6
B-DATA
t
SIR
t
ORL
(4)
(2)
(4)
1/f
OUT
STABLE DATA
A or B
t
ORH
t
IPH
t
HIR
MILITARY AND COMMERCIAL
TEMPERATURE RANGES
(5)
C-DATA
B- DATA
(6)
(5)
2747 drw 08
2747 drw 09
2747 drw 10