IDT82V3280 Integrated Device Technology, IDT82V3280 Datasheet - Page 54
![no-image](/images/no-image-200.jpg)
IDT82V3280
Manufacturer Part Number
IDT82V3280
Description
Wan Pll
Manufacturer
Integrated Device Technology
Datasheet
1.IDT82V3280.pdf
(167 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V3280AEQG
Manufacturer:
IDT
Quantity:
490
Company:
Part Number:
IDT82V3280APFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V3280DQ
Manufacturer:
SIL
Quantity:
6 224
Company:
Part Number:
IDT82V3280EQG
Manufacturer:
IDT
Quantity:
200
Company:
Part Number:
IDT82V3280EQG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82V3280EQG
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT82V3280PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V3280PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
5.4
Table 37: Read Timing Characteristics in Motorola Mode
Microprocessor Interface
IDT82V3280
Note:
* Timing with RDY. If RDY is not used, t
Symbol
t
t
t
t
t
t
t
t
t
pw1
pw2
t
t
t
t
su1
su2
t
t
out
T
d1
d2
d3
d4
h1
h2
h3
r1
TI
in
MOTOROLA MODE
Time between consecutive Read-Read or Read-Write accesses
AD[7:0]
A[6:0]
RDY
CS rising edge to AD[7:0] high impedance delay time
WR
CS
Valid address after CS rising edge hold time
pw1
CS rising edge to RDY release delay time
Valid CS after RDY falling edge hold time
Valid WR after CS rising edge hold time
Valid address to valid CS setup time
is 3.5T +10.
One cycle time of the master clock
( CS rising edge to CS falling edge)
Valid CS to valid RDY delay time
Valid WR to valid CS setup time
Valid CS to valid data delay time
Valid RDY pulse width high
High-Z
Valid CS pulse width low
Delay of output pad
High-Z
Delay of input pad
RDY release time
Parameter
Figure 21. Motorola Read Timing Diagram
t
su1
t
su2
t
d2
t
address
d1
54
t
pw2
t
pw1
4.5T + 10 *
data
4.5T + 10
Min
> T
t
0
0
0
0
0
h3
t
h1
t
t
d3
d4
t
12.86
h2
Typ
13
13
10
5
5
3
t
r1
High-Z
High-Z
3.5T + 10
Max
June 19, 2006
WAN PLL
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns