MT58L64L36D Micron Semiconductor, MT58L64L36D Datasheet - Page 6
MT58L64L36D
Manufacturer Part Number
MT58L64L36D
Description
(MT58LxxxLxxD) 2Mb SRAM
Manufacturer
Micron Semiconductor
Datasheet
1.MT58L64L36D.pdf
(19 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
NOT RECOMENDED FOR NEW DESIGNS
TQFP PIN DESCRIPTIONS (continued)
2Mb: 128K x 18, 64K x 32/36 Pipelined, DCD SyncBurst SRAM
MT58L128L18D_C.p65 – Rev. C, Pub. 11/02
62, 63, 68, 69, 56-59, 62, 63
14, 15, 41, 65, 14, 15, 41, 65,
26, 40, 55, 60, 26, 40, 55, 60,
66, 75, 78, 79,
54, 61, 70, 77 54, 61, 70, 77
67, 71, 76, 90 67, 71, 76, 90
38, 39, 42, 43 38, 39, 42, 43
51-53, 56, 57,
4, 11, 20, 27,
5, 10, 17, 21,
1-3, 6, 7, 16,
(b)
13, 18, 19,
(a)
25, 28-30,
72, 73
22, 23
95, 96
8, 9, 12,
x18
58, 59,
84
85
31
74
24
91
50
–
–
72-75, 78, 79
22-25, 28, 29
4, 11, 20, 27,
5, 10, 17, 21,
(c)
(a)
(b)
(d)
x32/x36
12, 13
16, 66
2, 3, 6-9,
52, 53,
68, 69,
18, 19,
84
85
31
51
80
30
91
50
1
SYMBOL
NC/DQPb
NC/DQPd
NC/DQPa
NC/DQPc
ADSP#
ADSC#
MODE
NC/SA
V
DQa
DQb
DQd
DNU
DQc
V
V
NC
DD
DD
SS
Q
Output is DQb pins. For the x32 and x36 versions, Byte “a” is DQa pins;
Supply Power Supply: See DC Electrical Characteristics and Operating
Supply Isolated Output Buffer Supply: See DC Electrical Characteristics and
Supply Ground: GND.
Input/ SRAM Data I/Os: For the x18 version, Byte “a” is DQa pins; Byte “b”
Input Synchronous Address Status Controller: This active LOW input
TYPE
Input Synchronous Address Status Processor: This active LOW input
Input Mode: This input selects the burst sequence. A LOW on this pin
NC/
I/O
–
–
–
interrupts any ongoing burst, causing a new external address to be
registered. A READ is performed using the new address,
independent of the byte write enables and ADSC#, but dependent
upon CE#, CE2, and CE2#. ADSP# is ignored if CE# is HIGH. Power-
down state is entered if CE2 is LOW or CE2# is HIGH.
interrupts any ongoing burst, causing a new external address to be
registered. A READ or WRITE is performed using the new address if
CE# is LOW. ADSC# is also used to place the chip into power-down
state when CE# is HIGH.
selects “linear burst.” NC or HIGH on this pin selects “interleaved
burst.” Do not alter input state while device is operating.
Byte “b” is DQb pins; Byte “c” is DQc pins; Byte “d” is DQd pins.
Input data must meet setup and hold times around the rising edge
of CLK.
No Connect/Parity Data I/Os: On the x32 version, these pins are No
Connect (NC). On the x18 version, Byte “a” parity is DQPa; Byte “b”
parity is DQPb. On the x36 version, Byte “a” parity is DQPa; Byte
“b” parity is DQPb; Byte “c” parity is DQPc; Byte “d” parity is DQPd.
Conditions for range.
Operating Conditions for range.
Do Not Use: These signals may either be unconnected or wired to
GND to improve package heat dissipation.
No Connect: These signals are not internally connected and may be
connected to ground to improve package heat dissipation.
No Connect: This pin is reserved for address expansion.
PIPELINED, DCD SYNCBURST SRAM
6
2Mb: 128K x 18, 64K x 32/36
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DESCRIPTION
©2002, Micron Technology, Inc.