MT58L64L36D Micron Semiconductor, MT58L64L36D Datasheet - Page 16
MT58L64L36D
Manufacturer Part Number
MT58L64L36D
Description
(MT58LxxxLxxD) 2Mb SRAM
Manufacturer
Micron Semiconductor
Datasheet
1.MT58L64L36D.pdf
(19 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
NOT RECOMENDED FOR NEW DESIGNS
WRITE TIMING PARAMETERS
NOTE: 1. D(A2) refers to input for address A2. D(A2 + 1) refers to input for the next internal burst address following A2.
2Mb: 128K x 18, 64K x 32/36 Pipelined, DCD SyncBurst SRAM
MT58L128L18D_C.p65 – Rev. C, Pub. 11/02
SYM
t
f
t
t
t
t
t
t
t
KC
KF
KH
KL
OEHZ
AS
ADSS
AAS
WS
BWa#-BWd#
ADDRESS
(NOTE 2)
ADSP#
ADSC#
BWE#,
ADV#
2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When
3. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/
4. ADV# must be HIGH to permit a WRITE to the loaded address.
5. Full-width WRITE can be initiated by GW# LOW; or GW# HIGH and BWE#, BWa# and BWb# LOW for x18 device; or
GW#
OE#
CLK
CE#
MIN
6.0
1.7
1.7
1.5
1.5
1.5
1.5
D
Q
CE# is HIGH, CE2# is HIGH and CE2 is LOW.
output data contention for the time period prior to the byte write enable inputs being sampled.
GW# HIGH and BWE#, BWa#-BWd# LOW for x32 and x36 devices.
-6
BURST READ
MAX
166
3.5
High-Z
t ADSS
t CES
t AS
MIN
7.5
1.9
1.9
1.5
1.5
1.5
1.5
A1
t ADSH
t CEH
t AH
t KH
t OEHZ
(NOTE 3)
-7.5
Byte write signals are ignored for first cycle when
ADSP# initiates burst.
t KC
t ADSS
MAX
t KL
133
Single WRITE
4.0
t DS
D(A1)
t ADSH
t DH
MIN
3.2
3.2
2.2
2.2
2.2
2.2
10
A2
-10
MAX
(NOTE 4)
100
4.5
D(A2)
WRITE TIMING
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
ns
D(A2 + 1)
(NOTE 1)
(NOTE 5)
t WS
BURST WRITE
16
PIPELINED, DCD SYNCBURST SRAM
t WH
SYM
t
t
t
t
t
t
t
t
DS
CES
AH
ADSH
AAH
WH
DH
CEH
D(A2 + 1)
ADV# suspends burst.
2Mb: 128K x 18, 64K x 32/36
MIN
1.5
1.5
0.5
0.5
0.5
0.5
0.5
0.5
Micron Technology, Inc., reserves the right to change products or specifications without notice.
D(A2 + 2)
-6
ADSC# extends burst.
MAX
D(A2 + 3)
MIN
1.5
1.5
0.5
0.5
0.5
0.5
0.5
0.5
t ADSS
-7.5
A3
D(A3)
MAX
t ADSH
DON’T CARE
Extended BURST WRITE
t WS
t AAS
D(A3 + 1)
MIN
2.2
2.2
0.5
0.5
0.5
0.5
0.5
0.5
t AAH
t WH
©2002, Micron Technology, Inc.
-10
MAX
UNDEFINED
D(A3 + 2)
UNITS
ns
ns
ns
ns
ns
ns
ns
ns