XC2C512 Xilinx, XC2C512 Datasheet - Page 8

no-image

XC2C512

Manufacturer Part Number
XC2C512
Description
Coolrunner-ii CPLD
Manufacturer
Xilinx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2C512
Manufacturer:
XILINX
0
Part Number:
XC2C512 FT256 10C
Manufacturer:
XILINX
Quantity:
11
Part Number:
XC2C512 FT256 10I
Manufacturer:
XILINX
Quantity:
383
Part Number:
XC2C512 FT256 10I
Manufacturer:
XILINX
0
Part Number:
XC2C512 FT256 7C
Manufacturer:
XILINX
Quantity:
22
Part Number:
XC2C512 FT256 7C
Manufacturer:
XILINX
Quantity:
165
Part Number:
XC2C512 FT256 7I
Manufacturer:
XILINX
Quantity:
233
Part Number:
XC2C512 FT256 7I
Manufacturer:
XILINX
0
Part Number:
XC2C512-10FG324
Manufacturer:
XILINX
0
Part Number:
XC2C512-10FG324C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2C512-10FG324C
Manufacturer:
ALTERA
Quantity:
520
Part Number:
XC2C512-10FG324C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2C512-10FG324I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
XC2C512 CoolRunner-II CPLD
Internal Timing Parameters
8
Notes:
1.
2.
3.
4.
5.
T
T
Buffer Delays
T
T
T
T
T
T
T
P-term Delays
T
T
T
Macrocell Delay
T
T
T
T
T
T
T
T
Feedback Delays
T
T
I/O Standard Time Adder Delays 1.5V I/O
T
T
OUT
AOI
OEM
CDRH
CONFIG
IN
DIN
GCK
GSR
GTS
EN
CT
LOGI1
LOGI2
PDI
SUI
HI
ECSU
ECHO
COI
CDBL
F
IN15
HYS15
Symbol
Symbol
F
information).
F
p-term per macrocell while F
F
Typical configuration current during T
The -6 speed grade is Advanced Specification.
TOGGLE
SYSTEM1
EXT1
(4)
(1/T
is the maximum clock frequency to which a T-Flip Flop can reliably toggle (see the CoolRunner-II family data sheet for more
SU1
(1/T
Hold time CDRST after falling edge GCLK2
Configuration time
Input buffer delay
Direct data register input delay
Global Clock buffer delay
Global set/reset buffer delay
Global 3-state buffer delay
Output buffer delay
Output buffer enable/disable delay
Control term delay
Single P-term delay adder
Multiple P-term delay adder
Input to output valid
Setup before clock
Hold after clock
Enable clock setup time
Enable clock hold time
Clock to output valid
Set/reset to output valid
Clock doubler delay
Feedback delay
Macrocell to global OE delay
Standard input adder
Hysteresis input adder
+T
CYCLE
CO
) is the maximum external frequency using one p-term while F
) is the internal operating frequency for a device fully populated with 16-bit resettable binary counter through one
Parameter
SYSTEM2
Parameter
(1)
CONFIG
is through the OR array .
(1)
is approximately 15mA
www.xilinx.com
1-800-255-7778
Min.
1.2
1.2
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-6
(1)
Max.
2.5
2.8
1.8
2.8
2.0
2.4
3.3
0.6
0.4
0.3
0.4
0.2
0.6
2.8
1.6
0.5
2.0
0
-
-
-
-
Min.
0
-
-6
Min.
1.4
1.3
(5)
EXT2
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max.
400
-
is through the OR array
-7
Min.
Max.
3.1
3.8
2.4
3.8
2.9
3.0
3.6
0.8
0.5
0.4
0.5
0.4
0.7
3.3
2.2
0.8
3.0
0
-
0
-
-
-
-
Preliminary Product Specification
-7
Max.
400
DS096 (v2.5) January 30, 2005
-
Min.
1.8
1.8
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Min.
-10
0
-
-10
Max.
3.8
5.0
3.3
4.6
3.7
3.9
5.5
0.9
0.8
0.8
0.7
0.7
3.0
4.5
3.0
1.0
4.0
0
Max.
-
-
-
-
400
-
Units
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
s
R

Related parts for XC2C512