XC2C512 Xilinx, XC2C512 Datasheet - Page 7

no-image

XC2C512

Manufacturer Part Number
XC2C512
Description
Coolrunner-ii CPLD
Manufacturer
Xilinx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2C512
Manufacturer:
XILINX
0
Part Number:
XC2C512 FT256 10C
Manufacturer:
XILINX
Quantity:
11
Part Number:
XC2C512 FT256 10I
Manufacturer:
XILINX
Quantity:
383
Part Number:
XC2C512 FT256 10I
Manufacturer:
XILINX
0
Part Number:
XC2C512 FT256 7C
Manufacturer:
XILINX
Quantity:
22
Part Number:
XC2C512 FT256 7C
Manufacturer:
XILINX
Quantity:
165
Part Number:
XC2C512 FT256 7I
Manufacturer:
XILINX
Quantity:
233
Part Number:
XC2C512 FT256 7I
Manufacturer:
XILINX
0
Part Number:
XC2C512-10FG324
Manufacturer:
XILINX
0
Part Number:
XC2C512-10FG324C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2C512-10FG324C
Manufacturer:
ALTERA
Quantity:
520
Part Number:
XC2C512-10FG324C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2C512-10FG324I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
AC Electrical Characteristics Over Recommended Operating Conditions
DS096 (v2.5) January 30, 2005
Preliminary Product Specification
T
T
T
T
T
T
T
T
F
F
F
F
F
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
OE
AO
APRPW
PD1
PD2
SUD
SU1
SU2
H
H
CO
TOGGLE
SYSTEM1
SYSTEM2
EXT1
EXT2
PSUD
PSU1
PSU2
PHD
PH
PCO
POE
MOE
PAO
SUEC
HEC
CW
PCW
DGSU
DGH
DGR
DGW
CDRSU
Symbol
/T
/T
/T
(3)
(3)
OD
POD
MOD
(1)
(2)
(2)
R
Propagation delay (single p-term)
Propagation delay (OR array)
Direct input register set-up time
Setup time fast (single p-term)
Setup time (OR array)
Direct input register hold time
P-term hold time
Clock to output
Internal toggle rate
Maximum system frequency
Maximum system frequency
Maximum external frequency
Maximum external frequency
Direct input register p-term clock setup time
P-term clock setup time (single p-term)
P-term clock setup time (OR array)
Direct input register p-term clock hold time
P-term clock hold
P-term clock to output
Global OE to output enable/disable
P-term OE to output enable/disable
Macrocell driven OE to output enable/disable
P-term set/reset to output valid
Global set/reset to output valid
Register clock enable setup time
Register clock enable hold time
Global clock pulse width High or Low
P-term pulse width High or Low
Asynchronous preset/reset pulse width (High or Low)
Set-up before DataGATE latch assertion
Hold to DataGATE latch assertion
DataGATE recovery to new data
DataGATE low pulse width
CDRST setup time before falling edge GCLK2
Parameter
www.xilinx.com
1-800-255-7778
Min.
2.4
2.3
2.6
1.0
1.0
1.4
0.5
0.5
2.4
1.2
6.0
6.0
0.0
3.0
2.5
1.2
0
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-6
(5)
Max.
416
217
204
149
143
5.7
6.0
4.4
5.6
5.5
6.5
7.1
7.4
7.2
7.0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Min.
2.8
2.8
0.0
4.0
1.7
2.6
3.0
1.3
1.1
1.5
0.7
0.9
2.0
7.5
7.5
3.0
0
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
XC2C512 CoolRunner-II CPLD
-7
Max.
250
179
167
119
114
7.1
7.5
5.8
7.3
6.5
7.5
8.6
7.6
7.5
9.3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Min.
10.0
10.0
3.5
3.1
3.9
2.1
1.7
2.5
0.9
1.3
3.2
3.0
0.0
6.0
5.0
2.5
0
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-10
Max.
10.0
10.2
12.5
11.6
11.5
11.0
166
128
116
9.2
7.8
9.3
9.2
91
85
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
MHz
MHz
MHz
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
7

Related parts for XC2C512