SST55LD019A Silicon Storage Technology, Inc., SST55LD019A Datasheet - Page 65
![no-image](/images/no-image-200.jpg)
SST55LD019A
Manufacturer Part Number
SST55LD019A
Description
Ata Flash Disk Controllersst's Ata Flash Disk Controller is The Heart of a High Performance, Flash Media-based Data Storage System. The Ata Flash Disk Controller Recognizes The Control, Address, And Data Signals on The Ata/ide Bus And Translates Them
Manufacturer
Silicon Storage Technology, Inc.
Datasheet
1.SST55LD019A.pdf
(76 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST55LD019A
Manufacturer:
SST
Quantity:
5 510
Company:
Part Number:
SST55LD019A
Manufacturer:
NS
Quantity:
5 510
Company:
Part Number:
SST55LD019A-45-C-BWE
Manufacturer:
SST
Quantity:
2 294
Part Number:
SST55LD019A-45-C-T
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST55LD019A-45-C-TQWE
Manufacturer:
INFINEON
Quantity:
4 300
Company:
Part Number:
SST55LD019A-45-I-BWE
Manufacturer:
ST
Quantity:
212
ATA Flash Disk Controller
SST55LD019A / SST55LD019B / SST55LD019C
12.2 AC Characteristics
12.2.1 Host Side Interface I/O Input (Read) Timing Specification
TABLE 12-7: H
Note: The maximum load on IOCS16# is 1 LSTTL with 50pF total load.
©2004 Silicon Storage Technology, Inc.
Symbol
T
T
T
T
T
T
T
SU
H
W
SUA
HA
DF
DR
FIGURE 12-1: AC I
FIGURE 12-2: H
AC test inputs are driven at V
points for inputs and outputs are V
(IORD#)
(IORD#)
IOCS16#(ADR) IOCS16# Delay Falling from Address
(IORD#)
(IORD#)
IOCS16#(ADR) IOCS16# Delay Rising from Address
All AC specifications are guaranteed by design.
(IORD#)
Valid Address 1
IOCS16#
V IHT
V ILT
D
IORD#
15
-D
1. Valid Address consists of signals CS1FX#, CS3FX# and A 2 -A 0 .
OST
0
Parameter
Data Setup before IORD#
Data Hold following IORD#
IORD# Width Time
Address Setup before IORD#
Address Hold following IORD#
OST
S
IDE
INPUT
NPUT
S
I
IDE
NTERFACE
/O
I
IHT
UTPUT
NTERFACE
T
(0.9 V
IT
DF
(0.5 V
IOCS16#(ADR)
V IT
R
I/O R
EFERENCE
DD
DD
I/O R
) for a logic “1” and V
T
EAD
) and V
SUA
EAD
(IORD#)
T
IMING
REFERENCE POINTS
W
OT
T
AVEFORMS
IMING
(0.5 V
65
T
W
(IORD#)
DD
D
IAGRAM
). Input rise and fall times (10%
T
ILT
SU
(0.1 V
(IORD#)
DD
) for a logic “0”. Measurement reference
V OT
Min
D
20
70
25
10
5
OUT
-
-
OUTPUT
Note: V
T
T
T
V
V
V
HA
DR
H
↔
OT
IHT
ILT
1241 F02.0
IT
(IORD#)
Max
Advance Information
- V
(IORD#)
IOCS16#(ADR)
20
20
- V
- V
90%) are <10 ns.
- V
-
-
-
-
-
1241 F03.0
INPUT
OUTPUT
INPUT
INPUT
S71241-02-000
Test
LOW Test
HIGH Test
Test
Units
T12-7.0 1241
ns
ns
ns
ns
ns
ns
ns
4/04