ADSP-21060 Analog Devices, ADSP-21060 Datasheet - Page 33

no-image

ADSP-21060

Manufacturer Part Number
ADSP-21060
Description
ADSP-2106x SHARC DSP Microcomputer Family
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-21060
Manufacturer:
AD
Quantity:
2
Part Number:
ADSP-21060-CZ-160
Manufacturer:
ALLWINE
Quantity:
20 000
Part Number:
ADSP-21060BW-133X
Manufacturer:
AD
Quantity:
1
Part Number:
ADSP-21060CW-133
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21060CW-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21060CZ-133
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21060CZ-160
Manufacturer:
AD
Quantity:
210
Part Number:
ADSP-21060CZ-160
Manufacturer:
AD31
Quantity:
116
Part Number:
ADSP-21060CZ-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21060CZ-160
Manufacturer:
AD
Quantity:
40
Part Number:
ADSP-21060CZ-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Link Ports: 2 × CLK Speed Operation
Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can
be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in
LDATA relative to LCLK, (setup skew = t
duced in LCLK relative to LDATA, (hold skew = t
specifications will result in unrealistically small skew times because they include multiple tester guardbands. The setup and hold skew
times shown below are calculated to include only one tester guardband.
Parameter
Receive
Timing Requirements:
t
t
t
t
t
Switching Characteristics:
t
t
Transmit
Timing Requirements:
t
t
Switching Characteristics:
t
t
t
t
t
t
NOTE
1
SLDCL
HLDCL
LCLKIW
LCLKRWL
LCLKRWH
DLAHC
DLALC
SLACH
HLACH
DLCLK
DLDCH
HLDCH
LCLKTWL
LCLKTWH
DLACLK
LACK will go low with t
ADSP-21060 Setup Skew
ADSP-21060 Hold Skew
ADSP-21060L Setup Skew = 1.87 ns max
ADSP-21060L Hold Skew = 1.69 ns max
Data Setup before LCLK Low
Data Hold after LCLK Low
LCLK Period (2 × Operation)
LCLK Width Low
LCLK Width High
LACK High Delay after CLKIN High
LACK Low Delay after LCLK High
LACK Setup before LCLK High
LACK Hold after LCLK High
LCLK Delay after CLKIN
Data Delay after LCLK High
Data Hold after LCLK High
LCLK Width Low
LCLK Width High
LCLK Low Delay after LACK High
DLALC
relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver’s link buffer is not about to fill.
= 1.93 ns max
= 2.95 ns max
LCLKTWH
1
LCLKTWL
min – t
Min
2.5
2.25
t
4.5
4.25
18 + DT/2
6
19
–6.75
–2.0
(t
(t
(t
CK
CK
CK
CK
/2
/4) – 1
/4) – 1
/4) + 9
ADSP-21060
DLDCH
min – t
– t
HLDCH
Max
28.5 + DT/2
16
(t
(t
(3
8
2.5
SLDCL
CK
CK
*
/4) + 1
/4) + 1
t
CK
). Hold skew is the maximum delay that can be intro-
– t
/4) + 16.5
HLDCL
). Calculations made directly from 2 × speed
ADSP-21060/ADSP-21060L
Min
2.25
2.25
t
5.0
4.0
18 + DT/2
6
19
–6.5
–2.0
(t
(t
(t
CK
CK
CK
CK
ADSP-21060L
/2
/4) – 0.75 (t
/4) – 1.5 (t
/4) + 9
Max
18
8
2.25
(3
29.5 + DT/2
CK
CK
*
/4) + 1.5
/4) + 1
t
CK
/4) + 16.5
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ADSP-21060