MCIMX25 Motorola Semiconductor Products, MCIMX25 Datasheet - Page 76

no-image

MCIMX25

Manufacturer Part Number
MCIMX25
Description
Manufacturer
Motorola Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX251AJM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX251AJM4A
Manufacturer:
IDT
Quantity:
450
Part Number:
MCIMX251AJM4A
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MCIMX251AJM4A
Manufacturer:
FREESCALE
Quantity:
648
Part Number:
MCIMX251AJM4A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX251AJM4A
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX251AJM4A
Quantity:
74
Part Number:
MCIMX251AVM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX253CJM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX253CJM4
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MCIMX253CJM4A
Manufacturer:
JRC
Quantity:
10 000
Part Number:
MCIMX253CJM4A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX253DJM4A
0
Part Number:
MCIMX255AJM4
Manufacturer:
Freescale Semiconductor
Quantity:
135
1
2
3
4
5
6
7
8
9
Note: All configuration parameters (CSA,CSN,WBEA,WBEN,LBA,LBN,OEN,OEA,RBEA & RBEN) are in cycle units.
76
Ref No.
WE40A
(muxed
WE41A
(muxed
WE41
WE42
WE43
WE44
WE45
WE46
WE47
WE48
For the value of parameters WE4–WE21, see column BCD = 0 in
CS Assertion. This bit field determines when the CS signal is asserted during read/write cycles.
CS Negation. This bit field determines when the CS signal is negated during read/write cycles.
BE Assertion. This bit field determines when the BE signal is asserted during read cycles.
BE Negation. This bit field determines when the BE signal is negated during read cycles.
Output maximum delay from internal driving ADDR/control FFs to chip outputs.
Output maximum delay from CS[x] internal driving FFs to CS[x] out.
DATA maximum delay from chip input data to its internal FF.
A/D)
A/D)
DTACK maximum delay from chip dtack input to its internal FF.
Table 53. WEIM Asynchronous Timing Parameters Relative to Chip Select Table (continued)
CS[x] Valid to Output Data Valid
CS[x] Valid to Output Data Valid
CS[x] Invalid to DTACK invalid
DTACK Valid to CS[x] Invalid
BE[y] Invalid to CS[x] Invalid
Output Data Invalid to CS[x]
CS[x] Valid to LBA Invalid
CS[x] Invalid to Input Data
CS[x] Valid to BE[y] Valid
Input Data Valid to CS[x]
(Write access)
(Write access)
Parameter
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 2
Invalid
Invalid
invalid
WE14 – WE6 + (LBN + LBA + 1
WE12 – WE6 + (WBEA – CSA)
WE7 – WE13 + (WBEN – CSN)
MAXCO – MAXCSO + MAXDTI
MAXCO – MAXCSO + MAXDI
WLBA + ADH + 1 – WCSA)
Synchronous Measured
WE16 – WE6 + (WLBN +
WE16 – WE6 – WCSA
WE17 – WE7 – CSN
Determination By
Parameters
– CSA)
0
0
1
Table
52.
–3 + (LBN + LBA +
MAXCSO
e:
MAXCSO
MAXCO
MAXCO
1 – CSA)
+ MAXDTI
MAXDI
Min
0
0
7Note:Not
6
6 –
8
7
+
9
3 + (WLBN + WLBA +
3 + (LBN + LBA + 1 –
–3 + (WBEN – CSN)
supported by SoC)
3 + (WBEA – CSA)
ADH + 1 – WCSA)
(If 133 MHz is
Freescale Semiconductor
3 – WCSA
3 – CSN
CSA)
Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for MCIMX25