ATA25 White Electronic Designs Corporation, ATA25 Datasheet - Page 13

• Manufacturer Part Number: ATA25
• Description: Density = 32MB-1GB ;; Memory Device = Hitachi Flash ;; Organization = X16/x8 ;; Speed (ns) = 250 ;; Volt = 3/5
• Manufacturer: White Electronic Designs Corporation

June 2000 Rev. 1 – ECO #12936
2. Configuration and Status Register (Address 202H)
This register is used for observing the card state.
bit7
CHGED
Note: initial value: 00H
Name
CHGED
(CARD->)
SIGCHG
(HOST->)
IOIS8
(HOST->)
PWD
(HOST->)
INTR
(CARD->)
7PxxxATA25xxC25
bit6
SIGCHG
R/W
R
R/W
R/W
R/W
R
Function
This bit indicates that the CRDY/-BSY bit on the Pin Replacement register is set to "1".
When CHGED bit is set to "1", the -STSCHG pin is held "L" at the condition of SIGCHG
bit set to "1" and the card configured for the I/O interface.
This bit is set or reset by the host for enabling and disabling the status-change signal (-
STSCHG pin). When the card is configured I/O card interface and this bit is set to "1", -
STSCHG pin is controlled by the CHGED bit. If this bit is set to "0", the -STSCHG pin is
kept "H".
The host sets this field to "1" when it can provide I/O cycles only with on 8 bit data bus
(D7 to D0).
When this bit is set to "1", the card enters the sleep state (Power Down mode). When
this bit is reset to "0", the card transfers to the idle state (active mode). RRDY/-BSY bit
on the Pin Replacement Register becomes BUSY when this bit is changed. RRDY/-
BSY will not become Ready until the power state requested has been entered. This
card automatically powers down when it is idle, and powers back up when it receives a
command.
This bit indicates the internal state of the interrupt request. This bit state is available
whether the I/O card interface has been configured or not. This signal remains true until
the condition which caused the interrupt request has been serviced. If interrupts are
disabled by the -IEN bit in the Device Control Register, this bit is a zero.
bit5
IOIS8
bit4
0
13
bit3
0
White Electronic Designs Corporation [phone]
bit2
PWD
bit1
INTR
bit0
0