MAX104 Maxim, MAX104 Datasheet - Page 27

• Manufacturer Part Number: MAX104
• Description: 5V / 1Gsps / 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
• Manufacturer: Maxim

Errors resulting from metastable states may occur when
the analog input voltage (at the time the sample is taken)
falls close to the decision point of any one of the input
comparators. Here, the magnitude of the error depends
on the location of the comparator in the comparator net-
work. If it is the comparator for the MSB, the error will
reach full scale. The MAX104’s unique encoding scheme
solves this problem by limiting the magnitude of these
errors to 1LSB; it reduces the probability of these errors
occurring to typically one in every 10
For a waveform perfectly reconstructed from digital
samples, the theoretical maximum SNR is the ratio of
the full-scale analog input (RMS value) to the RMS
quantization error (residual error). The ideal, theoretical
minimum analog-to-digital noise is caused by quantiza-
tion error only and results directly from the ADC’s reso-
lution (N bits):
In reality, there are other noise sources besides quanti-
zation noise: thermal noise, reference noise, clock jitter,
etc. SNR is calculated by taking the ratio of the RMS
signal to the RMS noise, which includes all spectral
components minus the fundamental, the first five har-
monics, and the DC offset.
SNR
Dynamic Parameter Definitions
(MAX)
______________________________________________________________________________________
= (6.02 · N + 1.76)dB
Signal-to-Noise Ratio (SNR)
On-Chip 2.2GHz Track/Hold Amplifier
Bit Error Rates (BER)
16
clock cycles.
±5V, 1Gsps, 8-Bit ADC with
ENOB indicates the global accuracy of an ADC at a
specific input frequency and sampling rate. An ideal
ADC’s error consists of quantization noise only. ENOB
is calculated from a curve fit referenced to the theoreti-
cal full-scale range.
SINAD is calculated from the effective number of bits
(ENOB) as follows:
THD is the ratio of the RMS sum of the first five harmon-
ics of the input signal to the fundamental itself. This is
expressed as:
where V
V
harmonics.
SFDR is the ratio, expressed in decibels, of the RMS
amplitude of the fundamental (maximum signal compo-
nent) to the RMS value of the next largest spurious
component, excluding DC offset.
The two-tone IMD is the ratio, expressed in decibels, of
either input tone to the worst 3rd-order (or higher) inter-
modulation products. The input tone levels are at -7dB
full scale.
TRANSISTOR COUNT: 20,486
SUBSTRATE CONNECTED TO V
5
are the amplitudes of the 2nd- through 5th-order
THD
1
is the fundamental amplitude, and V
20 log
SINAD = (6.02 · ENOB) + 1.76
Signal-to-Noise Plus Distortion (SINAD)
Spurious-Free Dynamic Range (SFDR)
Effective Number of Bits (ENOB)
Intermodulation Distortion (IMD)
Total Harmonic Distortion (THD)
V
2
2
Chip Information
V
3
2
EE
V
4
2
V
5
2
2
/ V
through
1
27