MAX104 Maxim, MAX104 Datasheet - Page 19
![no-image](/images/no-image-200.jpg)
MAX104
Manufacturer Part Number
MAX104
Description
5V / 1Gsps / 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
Manufacturer
Maxim
Datasheet
1.MAX104.pdf
(32 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MAX1040BETX
Manufacturer:
TOSHIBA
Quantity:
7
Company:
Part Number:
MAX1044CPA
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
MAX1044CPA
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX1044CPA+
Manufacturer:
Maxim Integrated Products
Quantity:
1 933
Part Number:
MAX1044CSA
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1044CSA+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1044ESA
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1044ESA+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
-10dBm (100mV clock signal amplitude) to +10dBm
(1V clock signal amplitude). The MAX104 dynamic per-
formance specifications are determined by a single-
ended clock drive of +4dBm (500mV clock signal
amplitude). To avoid saturation of the input amplifier
stage, limit the clock power level to a maximum of
+10dBm.
The advantages of differential clock drive (Figure 13b,
Table 5) can be obtained by using an appropriate
balun or transformer to convert single-ended sine-wave
sources into differential drives. The precision on-chip,
laser-trimmed 50Ω clock-termination resistors ensure
excellent amplitude matching. Refer to Single-Ended
Clock Inputs (Sine-Wave Drive) for proper input ampli-
tude requirements.
Figure 13a. Single-Ended Clock Input Signals
Figure 13c. Single-Ended ECL Clock Drive
NOTE: CLKCOM = 0V
+0.5V
-0.5V
NOTE: CLKCOM = -2V
-0.8V
-1.8V
Differential Clock Inputs (Sine-Wave Drive)
______________________________________________________________________________________
On-Chip 2.2GHz Track/Hold Amplifier
CLK+
CLK+
CLK- = 0V
CLK- = -1.3V
t
t
±5V, 1Gsps, 8-Bit ADC with
Configure the MAX104 for single-ended ECL clock drive
by connecting the clock inputs as shown in Figure 13c
(Table 5). A well bypassed V
tial to avoid coupling noise into the undriven clock input,
which would degrade dynamic performance.
The MAX104 may be driven from a standard differential
(Figure 13d, Table 5) ECL clock source by setting the
clock termination voltage at CLKCOM to -2V. Bypass
the clock-termination return (CLKCOM) as close as
possible to the ADC with a 0.01µF capacitor connected
to GNDI.
The clock inputs CLK+ and CLK- can also be driven
with positive referenced ECL (PECL) logic if the clock
Figure 13b. Differential Clock Input Signals
Figure 13d. Differential ECL Clock Drive
+0.5V
-0.5V
NOTE: CLKCOM = 0V
-0.8V
-1.8V
NOTE: CLKCOM = -2V
Single-Ended Clock Inputs (ECL Drive)
Differential Clock Inputs (ECL Drive)
CLK+
AC-Coupling Clock Inputs
CLK+
BB
supply (-1.3V) is essen-
CLK-
CLK-
t
t
19