GS1559-CBE2 Gennum Corp., GS1559-CBE2 Datasheet - Page 42

no-image

GS1559-CBE2

Manufacturer Part Number
GS1559-CBE2
Description
HD-LINX II Multi-Rate Deserializer with Loop-Through Cable Driver
Manufacturer
Gennum Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
GS1559-CBE2
Manufacturer:
GENNUM
Quantity:
20 000
4.9 Data Through Mode
4.10 Additional Processing Functions
4.10.1 FIFO Load Pulse
DDI
DDI
Figure 4-4: DVB-ASI FIFO Implementation Using The GS1559
The GS1559 may be configured by the application layer to operate as a simple
serial-to-parallel converter. In this mode, the device presents data to the output
data bus without performing any decoding, descrambling or word-alignment.
Data through mode is enabled only when the MASTER/SLAVE, SMPTE_BYPASS,
and DVB_ASI input pins are set LOW. Under these conditions, the lock detection
algorithm enters PLL lock mode, (see
reclock data not conforming to SMPTE or DVB-ASI streams. The LOCKED pin will
indicate analog lock.
When operating in master mode, the GS1559 will set the SMPTE_BYPASS and
DVB_ASI signals to logic LOW if presented with a data stream without SMPTE
TRS ID words or DVB-ASI sync words. The LOCKED and data bus outputs will be
forced LOW and the serial digital loop-through output will be a buffered version of
the input.
The GS1559 contains an additional data processing block which is available in
SMPTE mode only, (see
To aid in the application-specific implementation of auto-phasing and line
synchronization functions, the GS1559 will generate a FIFO load pulse to reset
line-based FIFO storage.
The FIFO_LD output pin will normally be HIGH but will go LOW for one PCLK
period, thereby generating a FIFO write reset signal.
The FIFO load pulse will be generated such that it is co-timed to the SAV XYZ code
word presented to the output data bus. This ensures that the next PCLK cycle will
correspond to the first active sample of the video line.
Figure 4-5
output video data.
Proprietary and Confidential
shows the timing relationship between the FIFO_LD signal and the
GS1559
Section
30572 - 1
4.7).
PCLK = 27MHz
AOUT ~ HOUT
WORDERR
SYNCOUT
Section
8
GS1559 Preliminary Data Sheet
November 2004
4.6.1), such that the device may
CLK_IN
WE
FIFO
CLK_OUT
8
42 of 74
READ_CLK
<27MHz
TS
FE
FF
WORDERR

Related parts for GS1559-CBE2