M25PX80 Numonyx, M25PX80 Datasheet - Page 29

no-image

M25PX80

Manufacturer Part Number
M25PX80
Description
8-mbit, Dual I/o, 4-kbyte Subsector Erase, Serial Flash Memory With 75 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25PX80-
Manufacturer:
ST
0
Part Number:
M25PX80-VBA6P
Manufacturer:
ST
0
Part Number:
M25PX80-VMN
Manufacturer:
ST
0
Part Number:
M25PX80-VMN6
Manufacturer:
ST
0
Part Number:
M25PX80-VMN6P
Manufacturer:
VISHAY
Quantity:
1 000
Part Number:
M25PX80-VMN6P
Manufacturer:
ST
0
Part Number:
M25PX80-VMN6TP
Manufacturer:
MICRON
Quantity:
10 000
Part Number:
M25PX80-VMN6TP
Manufacturer:
NUMONYX
Quantity:
10 000
Part Number:
M25PX80-VMN6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M25PX80-VMN6TP
Quantity:
40
Company:
Part Number:
M25PX80-VMN6TP
Quantity:
6 077
Company:
Part Number:
M25PX80-VMP6TG
Quantity:
10
Part Number:
M25PX80-VMP6TGTO
Manufacturer:
PHILIPS
Quantity:
39 250
6.8
Figure 13. Read Data Bytes at higher speed (FAST_READ) instruction sequence
1. Address bits A23 to A22 are Don’t care.
Dual Output Fast Read (DOFR)
The Dual Output Fast Read (DOFR) instruction is very similar to the Read Data Bytes at
higher speed (FAST_READ) instruction, except that the data are shifted out on two pins (pin
DQ0 and pin DQ1) instead of only one. Outputting the data on two pins instead of one
doubles the data transfer bandwidth compared to the Read Data Bytes at higher speed
(FAST_READ) instruction.
The device is first selected by driving Chip Select (S) Low. The instruction code for the Dual
Output Fast Read instruction is followed by a 3-byte address (A23-A0) and a dummy byte,
each bit being latched-in during the rising edge of Serial Clock (C). Then the memory
contents, at that address, are shifted out on DQ0 and DQ1 at a maximum frequency f
during the falling edge of Serial Clock (C).
The instruction sequence is shown in
The first byte addressed can be at any location. The address is automatically incremented
to the next higher address after each byte of data is shifted out on DQ0 and DQ1. The whole
memory can, therefore, be read with a single Dual Output Fast Read (DOFR) instruction.
DQ0
DQ1
S
C
DQ0
DQ1
S
C
and data-out sequence
0
7
32 33 34
6
1
High Impedance
Dummy byte
5
2
Instruction
3
4
35
4
3
36 37 38 39 40 41 42 43 44 45 46
2
5
6
1
7
0
MSB
23
7
8
Figure
22 21
6
9 10
24-bit address
DATA OUT 1
5
14.
4
3
28 29 30 31
3
2
2
1
1
0
0
47
MSB
7
6
DATA OUT 2
5
4
3
2
1
0
MSB
AI13737
7
C
,
29/60

Related parts for M25PX80