CAT25020 Catalyst Semiconductor, CAT25020 Datasheet - Page 4

no-image

CAT25020

Manufacturer Part Number
CAT25020
Description
2k Spi Serial Cmos Eeprom
Manufacturer
Catalyst Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT25020LI-G
Manufacturer:
ON Semiconductor
Quantity:
1 784
Part Number:
CAT25020VI-G
Manufacturer:
ON Semiconductor
Quantity:
35
Part Number:
CAT25020VI-GT3
Manufacturer:
ON Semiconductor
Quantity:
2 100
Company:
Part Number:
CAT25020VI-GT3
Quantity:
21 000
Company:
Part Number:
CAT25020VI-GT3
Quantity:
220
Part Number:
CAT25020YI-GT3
Manufacturer:
ON Semiconductor
Quantity:
8 600
CAT25010, CAT25020, CAT25040
PIN DESCRIPTION
SI: The serial data input pin accepts op-codes,
addresses and data. In SPI modes (0,0) and (1,1)
input data is latched on the rising edge of the SCK
clock input.
SO: The serial data output pin is used to transfer data
out of the device. In SPI modes (0,0) and (1,1) data is
shifted out on the falling edge of the SCK clock.
SCK: The serial clock input pin accepts the clock
provided by the host and used for synchronizing
communication between host and CAT25010/20/40.
CS
the CAT25010/20/40. When CS
is tri-stated (high impedance) and the device is in
Standby Mode (unless an internal write operation is in
progress). Every communication session between host
and CAT25010/20/40 must be preceded by a high to
low transition and concluded with a low to high
transition of the CS
¯¯¯ : The write protect input pin will allow all write
WP
operations to the device when held high. When WP
pin is tied low all write operations are inhibited.
¯¯¯¯¯ : The HOLD
HOLD
mission between host and CAT25010/20/40, without
having to retransmit the entire sequence at a later
time. To pause, HOLD
resume it must be taken back high, with the SCK
input low during both transitions. When not used for
pausing, the HOLD
either directly or through a resistor.
Figure 1. Synchronous Data Timing
Note: Dashed Line = mode (1, 1) - - - - - -
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
¯¯ : The chip select input pin is used to enable/disable
SCK
CS
SO
SI
V
V
V
V
V
V
IH
V
V IL
OH
OL
IL
IH
IL
IH
¯¯¯¯¯ input pin is used to pause trans–
¯¯¯¯¯ input should be tied to V
¯¯ input.
HI-Z
¯¯¯¯¯ must be taken low and to
t
¯¯ is high, the SO output
SU
VALID IN
t
CSS
t
WH
t
H
¯¯¯
CC
,
4
FUNCTIONAL DESCRIPTION
The CAT25010/20/40 devices support the Serial
Peripheral Interface (SPI) bus protocol, modes (0,0)
and (1,1). The device contains an 8-bit instruction
register. The instruction set and associated op-codes
are listed in Table 1.
Reading data stored in the CAT25010/20/40 is accom–
plished by simply providing the READ command and an
address. Writing to the CAT25010/20/40, in addition to
a WRITE command, address and data, also requires
enabling the device for writing by first setting certain bits
in a Status Register, as will be explained later.
After a high to low transition on the CS
CAT25010/20/40 will accept any one of the six
instruction op-codes listed in Table 1 and will ignore all
other possible 8-bit combinations. The communication
protocol follows the timing from Figure 1.
Table 1: Instruction Set
Note:
(1) X = 0 for CAT25010, CAT25020. X = A8 for CAT25040
t
WL
Instruction
WREN
WRDI
RDSR
WRSR
READ
WRITE
t
V
t
t FI
RI
0000 X011
0000 X010
0000 0110
0000 0100
0000 0101
0000 0001
Opcode
t
HO
(1)
t
CSH
Operation
Enable Write Operations
Disable Write Operations
Read Status Register
Write Status Register
Read Data from Memory
Write Data to Memory
t
DIS
¯¯ input pin, the
HI-Z
Doc. No. MD-1006 Rev. T
t
CS

Related parts for CAT25020