ST92195C STMicroelectronics, ST92195C Datasheet - Page 193

• Manufacturer Part Number: ST92195C
• Description: 48-96 Kbyte Rom Hcmos Mcu With On-screen Display And Teletext Data Slicer
• Manufacturer: STMicroelectronics

ST92195C/D - TWO-CHANNEL I
I
Bit 1 = UNEXP Unexpected flag bit
This bit is useful for error detection in a multimas-
ter mode system, when a master is continuing its
transaction while an other concurrent master
wants to finish or restart a transaction by sending a
“Start” or a “Stop” condition.
Together with the MISP bit, it covers all possible
cases, where unexpected “Start” or “Stop” condi-
tions occur, while the interface is a master.
0: No Unexpected error detected
1: A master interface receives a “Start” or a “Stop”
Notes:
– If this bit is set, it will automatically activate the
– This bit is only valid when the Advanced Fea-
Bit 0 = MISP Misplaced flag bit
This bit indicates if the interface has received a
misplaced “Start” or “Stop” condition during ad-
dress transfer or any data byte transfer (besides
first data bit). This error detection is also activated
during the acknowledge bit transfer.
Together with the UNEXP bit, it covers all possible
cases, where unexpected “Start” or “Stop” condi-
tions occur, while the interface is a master.
0: No misplaced “start” or “stop” condition has
1: A misplaced “Start” or “Stop” condition has been
Note: If this bit is set, it will automatically activate
the ERROR bit.
193/249
2
C BUS INTERFACE (Cont’d)
ERROR bit.
tures Enable bit AFEN is set.
condition, while sending the first bit of a data
byte.
been detected
received.
2
C BUS INTERFACE (I2C)
STATUS REGISTER 1 (I2CSTR1)
R245 - Read Only
Register Page: 44
Reset Value: 0000 0000(00h)
Bit 7 = ERROR ERROR detection bit
This bit indicates if an error occurred on the bus or
not.
0: No error detected
1: An error is detected. It is an illegal start or stop
Note: the ERROR bit has higher priority than the
ARB_LOST bit (i.e. when ERROR=1, the value of
ARB_LOST has to be ignored).
ERROR
7
condition, i.e. a signal level transition occurs on
the SDA bus during presence of a clock pulse
on the SCL bus.
An interrupt is generated in this case. The inter-
face stays in the error state until the error flag is
reset by either a CLEAR operation, a STOP re-
quest or a “Return To Inactive State” operation.
ARB_
LOST
READ FIRST
GEN_
CALL
ACK_
BIT
ACT_
SLV
ACTIVE
0