PIC16C774 Microchip Technology Inc., PIC16C774 Datasheet - Page 40

no-image

PIC16C774

Manufacturer Part Number
PIC16C774
Description
28/40-pin, 8-bit Cmos Microcontrollers W/ 12-bit A/d
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16C774-E/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774-E/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
PIC16C774-I/PQ
Manufacturer:
VISHAY
Quantity:
1 600
Part Number:
PIC16C774-I/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774/JW
Quantity:
35
Part Number:
PIC16C774ES
Manufacturer:
MICROCHIP
Quantity:
21
Part Number:
PIC16C774T-I/PQ
Manufacturer:
MICROCHIP
Quantity:
1 560
PIC16C77X
4.2.1
The prescaler assignment is fully under software con-
trol, i.e., it can be changed “on the fly” during program
execution.
FIGURE 4-2:
TABLE 4-1
DS30275A-page 40
Address
01h,101h
0Bh,8Bh,
10Bh,18Bh
81h,181h
85h
Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.
Note:
RA4/T0CKI
CLKOUT (=Fosc/4)
WDT Enable bit
Watchdog
Note: T0CS, T0SE, PSA, PS2:PS0 are (OPTION_REG<5:0>).
pin
Timer
SWITCHING PRESCALER ASSIGNMENT
To avoid an unintended device RESET, a
specific instruction sequence (shown in the
PICmicro™ Mid-Range Reference Man-
ual, DS33023) must be executed when
changing the prescaler assignment from
Timer0 to the WDT. This sequence must
be followed even if the WDT is disabled.
Name
TMR0
INTCON
OPTION_REG
TRISA
BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER
REGISTERS ASSOCIATED WITH TIMER0
T0SE
0
1
Timer0 module’s register
RBPU INTEDG T0CS
Bit 7
GIE
PSA
M
U
X
0
1
PEIE
Bit 6
T0CS
M
U
X
Advance Information
PORTA Data Direction Register
Bit 5
T0IE
0
8-bit Prescaler
8 - to - 1MUX
Time-out
8
M U X
WDT
T0SE
INTE
Bit 4
1
0
1
PSA
M
U
X
RBIE
Bit 3
PSA
4.3
The TMR0 interrupt is generated when the TMR0 reg-
ister overflows from FFh to 00h. This overflow sets bit
T0IF (INTCON<2>). The interrupt can be masked by
clearing bit T0IE (INTCON<5>). Bit T0IF must be
cleared in software by the Timer0 module interrupt ser-
vice routine before re-enabling this interrupt. The
TMR0 interrupt cannot awaken the processor from
SLEEP since the timer is shut off during SLEEP.
PSA
Bit 2
T0IF
PS2
PS2:PS0
Timer0 Interrupt
Cycles
SYNC
2
INTF
Bit 1
PS1
RBIF
Bit 0
PS0
1999 Microchip Technology Inc.
TMR0 reg
Data Bus
xxxx xxxx
0000 000x
1111 1111
--11 1111
Value on:
POR,
BOR
8
Set flag bit T0IF
on Overflow
other resets
Value on all
uuuu uuuu
0000 000u
1111 1111
--11 1111

Related parts for PIC16C774