PIC16C774 Microchip Technology Inc., PIC16C774 Datasheet - Page 22

no-image

PIC16C774

Manufacturer Part Number
PIC16C774
Description
28/40-pin, 8-bit Cmos Microcontrollers W/ 12-bit A/d
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16C774-E/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774-E/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
PIC16C774-I/PQ
Manufacturer:
VISHAY
Quantity:
1 600
Part Number:
PIC16C774-I/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C774/JW
Quantity:
35
Part Number:
PIC16C774ES
Manufacturer:
MICROCHIP
Quantity:
21
Part Number:
PIC16C774T-I/PQ
Manufacturer:
MICROCHIP
Quantity:
1 560
PIC16C77X
2.2.2.7
This register contains the CCP2, SSP Bus Collision,
and Low-voltage detect interrupt flag bits.
FIGURE 2-9:
DS30275A-page 22
bit7
bit 7:
bit 6-4: Unimplemented: Read as ’0’
bit 3:
bit 2-1: Unimplemented: Read as ’0’
bit 0:
R/W-0
LVDIF
PIR2 REGISTER
LVDIF: Low-voltage Detect Interrupt Flag bit
1 = The supply voltage has fallen below the specified LVD voltage (must be cleared in software)
0 = The supply voltage is greater than the specified LVD voltage
BCLIF: Bus Collision Interrupt Flag bit
1 = A bus collision has occurred while the SSP module configured in I
(must be cleared in software)
0 = No bus collision occurred
CCP2IF: CCP2 Interrupt Flag bit
Capture Mode
1 = A TMR1 register capture occurred (must be cleared in software)
0 = No TMR1 register capture occurred
Compare Mode
1 = A TMR1 register compare match occurred (must be cleared in software)
0 = No TMR1 register compare match occurred
PWM Mode
Unused
U-0
PIR2 REGISTER (ADDRESS 0Dh)
U-0
U-0
R/W-0
BCLIF
Advance Information
U-0
.
Note:
U-0
CCP2IF
Interrupt flag bits get set when an interrupt
condition occurs regardless of the state of
its corresponding enable bit or the global
enable bit, GIE (INTCON<7>). User soft-
ware should ensure the appropriate inter-
rupt flag bits are clear prior to enabling an
interrupt.
R/W-0
bit0
2
C Master was transmitting
R = Readable bit
W = Writable bit
U = Unimplemented bit,
- n = Value at POR reset
1999 Microchip Technology Inc.
read as ‘0’

Related parts for PIC16C774