74LVC2G125DC,125 NXP Semiconductors, 74LVC2G125DC,125 Datasheet - Page 11
![IC BUS BUFF DVR TRI-ST DL 8VSSOP](/photos/6/94/69485/8-vssop_sot765-1_sml.jpg)
74LVC2G125DC,125
Manufacturer Part Number
74LVC2G125DC,125
Description
IC BUS BUFF DVR TRI-ST DL 8VSSOP
Manufacturer
NXP Semiconductors
Series
74LVCr
Datasheet
1.74LVC2G125DC125.pdf
(22 pages)
Specifications of 74LVC2G125DC,125
Package / Case
US8, 8-VSSOP
Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
2
Number Of Bits Per Element
1
Current - Output High, Low
32mA, 32mA
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Logic Family
LVC
Number Of Channels Per Chip
2
Polarity
Non-Inverting
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
High Level Output Current
- 32 mA
Input Bias Current (max)
40 uA
Low Level Output Current
32 mA
Minimum Operating Temperature
- 40 C
Output Type
3-State
Propagation Delay Time
2.7 ns (Typ) @ 2.7 V or 2.3 ns (Typ) @ 3 V to 3.6 V or 1.9 ns (Typ) @ 4.5 V to 5.5 V
Number Of Lines (input / Output)
2 / 2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
74LVC2G125DC-G
74LVC2G125DC-G
935274507125
74LVC2G125DC-G
935274507125
NXP Semiconductors
13. Package outline
Fig 10. Package outline SOT505-2 (TSSOP8)
74LVC2G125
Product data sheet
TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
UNIT
mm
VERSION
OUTLINE
SOT505-2
max.
1.1
A
0.15
0.00
A 1
8
1
0.95
0.75
A 2
y
pin 1 index
IEC
e
Z
0.25
A 3
D
0.38
0.22
b p
b p
All information provided in this document is subject to legal disclaimers.
0
5
0.18
0.08
4
JEDEC
c
- - -
w
REFERENCES
Rev. 11 — 9 September 2010
D
3.1
2.9
M
(1)
E
3.1
2.9
(1)
c
JEITA
scale
0.65
2.5
e
A
H E
4.1
3.9
A 2
A 1
0.5
L
H E
E
5 mm
0.47
0.33
detail X
L p
Dual bus buffer/line driver; 3-state
0.2
v
L
L p
PROJECTION
EUROPEAN
0.13
w
A
74LVC2G125
(A 3 )
0.1
y
X
v
θ
M
0.70
0.35
Z
© NXP B.V. 2010. All rights reserved.
A
(1)
ISSUE DATE
02-01-16
8°
0°
θ
SOT505-2
11 of 22