ST72561AR7 STMicroelectronics, ST72561AR7 Datasheet - Page 139

no-image

ST72561AR7

Manufacturer Part Number
ST72561AR7
Description
8-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72561AR7

Hdflash Endurance
100 cycles, data retention 40 years at 85°C
5 Power Saving Modes
Halt, Auto Wake Up From Halt, Active Halt, Wait and Slow
LINSCI™ SERIAL COMMUNICATION INTERFACE (LIN Mode) (cont’d)
Figure 81. SCI Block Diagram in LIN Slave Mode
TDO
RDI
SCIBRR
TIE
LIN SLAVE BAUD RATE GENERATOR
SCICR2
LPR7
f
CPU
f
CPU
INTERRUPT
AUTO SYNCHRONIZATION
LIN SLAVE BAUD RATE
TCIE
CONTROL
Transmit Data Register (TDR)
SCI
TRANSMIT
CONTROL
RIE
Transmit Shift Register
/ LDIV
Write
UNIT
ILIE
TE
RE
LPR0
/16
RWU
WAKE
UNIT
UP
R8
SBK
CONVENTIONAL BAUD RATE
EXTENDED PRESCALER
T8 SCID M
Received Data Register (RDR)
LDUM
GENERATOR
Read
Receive Shift Register
TDRE TC RDRF IDLE
+
LINE
WAKE
RECEIVER
CONTROL
LSLV
(DATA REGISTER) SCIDR
PCE
LASE
SCICR1
PS PIE
LHDM
OR/
LHE
0
1
TRANSMITTER
LHIE
RECEIVER
NF
CLOCK
CLOCK
LHDF
FE
SCICR3
SCISR
LSF
PE
ST72561
139/265

Related parts for ST72561AR7