SAM9XE256 Atmel Corporation, SAM9XE256 Datasheet - Page 117
SAM9XE256
Manufacturer Part Number
SAM9XE256
Description
Manufacturer
Atmel Corporation
Datasheets
1.SAM9260.pdf
(290 pages)
2.SAM9261.pdf
(248 pages)
3.SAM9XE128.pdf
(860 pages)
4.SAM9XE128.pdf
(48 pages)
Specifications of SAM9XE256
Flash (kbytes)
256 Kbytes
Pin Count
217
Max. Operating Frequency
180 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
96
Ext Interrupts
96
Usb Transceiver
3
Usb Speed
Full Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
2
Uart
6
Ssc
1
Ethernet
1
Sd / Emmc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
Yes
Adc Channels
4
Adc Resolution (bits)
10
Adc Speed (ksps)
312
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
32
Self Program Memory
NO
External Bus Interface
1
Dram Memory
sdram
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
1.65 to 1.95
Fpu
No
Mpu / Mmu
No / Yes
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
No
- SAM9260 PDF datasheet
- SAM9261 PDF datasheet #2
- SAM9XE128 PDF datasheet #3
- SAM9XE128 PDF datasheet #4
- Current page: 117 of 248
- Download datasheet (2Mb)
5.3.1
ARM DDI0198D
Zero wait state timing
IRADDR
IRSEQ
IRRD
IRCS
CLK
For zero wait state accesses the timing of the TCM interface corresponds to the timing
of a standard SRAM component, with minimal interfacing logic required. Figure 5-2
shows examples of zero wait state accesses on the ITCM interface corresponding to
instruction fetches. All accesses are reads.
In cycle T1, a nonsequential request is made to address A.
In cycle T2, a sequential request is made to A+1 and data for the access to A is returned.
In cycle T3, no request is made and data is returned for the access to A+1
In cycle T4, a sequential request is made to A+2.
In cycle T5, a nonsequential request is made to address B and data is returned for the
access to A+2.
In cycle T6, a nonsequential request is made to address C and data is returned for the
access to B
It is important to note that, for the ITCM interface, cycles of a sequential request cycle
do not necessarily occur in consecutive bus cycles. Any number of idle request cycles
can occur between two requests, with the second request being marked as being
sequential. The DTCM interface only produces sequential requests during consecutive
bus cycles.
Figure 5-3 on page 5-10 shows examples of data side zero wait state accesses.
Copyright © 2001-2003 ARM Limited. All rights reserved.
T1
A
T2
A+1
I(A)
T3
Figure 5-2 Instruction side zero wait state accesses
I(A+1)
T4
A+2
T5
B
I(A+2)
Tightly-Coupled Memory Interface
T6
C
I(B)
T7
I(C)
5-9
Related parts for SAM9XE256
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: