SAM7XC512 Atmel Corporation, SAM7XC512 Datasheet - Page 73

no-image

SAM7XC512

Manufacturer Part Number
SAM7XC512
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM7XC512

Flash (kbytes)
512 Kbytes
Pin Count
100
Max. Operating Frequency
55 MHz
Cpu
ARM7TDMI
Hardware Qtouch Acquisition
No
Max I/o Pins
62
Ext Interrupts
62
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
2
Twi (i2c)
1
Uart
3
Can
1
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
384
Resistive Touch Screen
No
Dac Resolution (bits)
No
Temp. Sensor
No
Crypto Engine
AES/DES
Sram (kbytes)
128
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.3
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
3
Input Capture Channels
3
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
3.2
ARM DDI 0029G
Bus interface signals
The signals in the ARM7TDMI processor bus interface can be grouped into four
categories:
The clocking and clock control signals are:
The address class signals are:
The memory request signals are:
The data timed signals are:
The ARM7TDMI processor uses both the rising and falling edges of MCLK.
Bus cycles can be extended using the nWAIT signal. This signal is described in
Stretching access times on page 3-29. All other sections of this chapter describe a
simple system in which nWAIT is permanently HIGH.
clocking and clock control
address class signals
memory request signals
data timed signals.
MCLK
nWAIT
ECLK
nRESET.
A[31:0]
nRW
MAS[1:0]
nOPC
nTRANS
LOCK
TBIT.
nMREQ
SEQ.
D[31:0]
DIN[31:0]
DOUT[31:0]
ABORT
BL[3:0].
Copyright © 1994-2001. All rights reserved.
Memory Interface
3-3

Related parts for SAM7XC512