ATtiny13 Atmel Corporation, ATtiny13 Datasheet - Page 56
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny13
Manufacturer Part Number
ATtiny13
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny13
Flash (kbytes)
1 Kbytes
Pin Count
8
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
6
Ext Interrupts
6
Usb Speed
No
Usb Interface
No
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
4
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.06
Eeprom (bytes)
64
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
Output Compare Channels
2
Pwm Channels
2
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny13-10SSU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny13-12SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny13-16PI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny13-20MI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny13-20PU
Manufacturer:
NXP
Quantity:
2 000
Company:
Part Number:
ATtiny13-20PU
Manufacturer:
Atmel
Quantity:
37 287
Part Number:
ATtiny13-20SSI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny13-20SSU-SL383
Manufacturer:
ATMEL
Quantity:
4 132
Company:
Part Number:
ATtiny13A-MMU
Manufacturer:
DP
Quantity:
34 000
Company:
Part Number:
ATtiny13A-MMUR
Manufacturer:
TI
Quantity:
4 430
10.4
10.4.1
10.4.2
10.4.3
56
Register Description
ATtiny13
MCUCR – MCU Control Register
PORTB – Port B Data Register
DDRB – Port B Data Direction Register
Table 10-5.
• Bits 7, 2– Res: Reserved Bits
These bits are reserved bits in the ATtiny13 and will always read as zero.
• Bit 6 – PUD: Pull-up Disable
When this bit is written to one, the pull-ups in the I/O ports are disabled even if the DDxn and
PORTxn Registers are configured to enable the pull-ups ({DDxn, PORTxn} = 0b01). See
figuring the Pin” on page 49
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
Signal
Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
PTOE
DIEOE
DIEOV
DI
AIO
PB2/SCK/ADC1/
T0/PCINT2
0
0
0
0
0
0
0
PCINT2 • PCIE + ADC1D
ADC1D
T0/INT0/
PCINT2 Input
ADC1 Input
Overriding Signals for Alternate Functions in PB2:PB0
R
7
–
0
R
R
7
–
0
7
–
0
PUD
R/W
R
R
6
–
0
6
–
0
6
0
for more details about this feature.
PORTB5
DDB5
R/W
R/W
R/W
5
5
0
0
SE
5
0
PB1/MISO/AIN1/
OC0B/INT0/PCINT1
0
0
0
0
OC0B Enable
OC0B
0
PCINT1 • PCIE + AIN1D
AIN1D
PCINT1 Input
Analog Comparator
Negative Input
PORTB4
DDB4
R/W
R/W
4
0
4
0
SM1
R/W
4
0
PORTB3
DDB3
R/W
R/W
3
0
3
0
SM0
R/W
3
0
PORTB2
DDB2
R/W
R/W
2
0
2
0
R
2
–
0
PB0/MOSI/AIN0/
AREF/OC0A/PCINT0
0
0
0
0
OC0A Enable
OC0A
0
PCINT0 • PCIE + AIN0D
AIN0D
PCINT0 Input
Analog Comparator Positive
Input
PORTB1
DDB1
R/W
R/W
ISC01
R/W
1
0
1
0
1
0
PORTB0
DDB0
ISC00
R/W
R/W
R/W
0
0
0
0
0
0
2535J–AVR–08/10
MCUCR
PORTB
DDRB
“Con-