AT89C51CC02 Atmel Corporation, AT89C51CC02 Datasheet - Page 51

no-image

AT89C51CC02

Manufacturer Part Number
AT89C51CC02
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51CC02

Flash (kbytes)
16 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
20
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
0.5
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51CC02CA-RATUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC02CA-SISUM
Manufacturer:
Atmel
Quantity:
972
Part Number:
AT89C51CC02CA-SISUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC02CA-SISUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT89C51CC02CA-TISUM
Manufacturer:
Atmel
Quantity:
1 492
Part Number:
AT89C51CC02CA-UM
Manufacturer:
AD
Quantity:
10
Part Number:
AT89C51CC02UA-RATUM
Manufacturer:
Atmel
Quantity:
1 845
Part Number:
AT89C51CC02UA-RATUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC02UA-SISUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC02UA-UM
Manufacturer:
NEDI
Quantity:
4
Serial I/O Port
Figure 20. Serial I/O Port Block Diagram
4126L–CAN–01/08
Framing Error Detection
TXD
RXD
The T89C51CC02 I/O serial port is compatible with the I/O serial port in the 80C52.
It provides both synchronous and asynchronous communication modes. It operates as a
Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes
(Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously
and at different baud rates
Serial I/O port includes the following enhancements:
Framing bit error detection is provided for the three asynchronous modes. To enable the
framing bit error detection feature, set SMOD0 bit in PCON register.
Figure 21. Framing Error Block Diagram
When this feature is enabled, the receiver checks each incoming data frame for a valid
stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous
transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in
SCON register bit is set.
The software may examine the FE bit after each reception to check for data errors.
Once set, only software or a reset clears the FE bit. Subsequently received frames with
valid stop bits cannot clear the FE bit. When the FE feature is enabled, RI rises on the
stop bit instead of the last data bit (See Figure 22 and Figure 23).
Framing error detection
Automatic address recognition
Transmitter
SBUF
Mode 0 Transmit
IB Bus
Write SBUF
SM0/FE
SMOD1
SCON reg
RI
SMOD0
TI
SM1
SM2
-
Shift register
Receive
Receiver
SBUF
REN
Set FE bit if Stop bit is 0 (Framing Error)
SM0 to UART Mode Control
POF
To UART Framing Error Control
TB8
GF1
Read SBUF
Load SBUF
Serial Port
Interrupt
RB8
GF0
AT/T89C51CC02
PD
TI
Request
IDL
RI
51

Related parts for AT89C51CC02