AT89C51CC02 Atmel Corporation, AT89C51CC02 Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C51CC02
Manufacturer Part Number
AT89C51CC02
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C51CC02.pdf
(7 pages)
2.AT89C51CC02.pdf
(159 pages)
3.AT89C51CC02.pdf
(33 pages)
4.AT89C51CC02.pdf
(29 pages)
Specifications of AT89C51CC02
Flash (kbytes)
16 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
20
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
0.5
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51CC02CA-SISUM
Manufacturer:
Atmel
Quantity:
972
Part Number:
AT89C51CC02CA-SISUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT89C51CC02CA-TISUM
Manufacturer:
Atmel
Quantity:
1 492
Company:
Part Number:
AT89C51CC02CA-UM
Manufacturer:
AD
Quantity:
10
Company:
Part Number:
AT89C51CC02UA-RATUM
Manufacturer:
Atmel
Quantity:
1 845
Company:
Part Number:
AT89C51CC02UA-UM
Manufacturer:
NEDI
Quantity:
4
Clock
Description
16
AT/T89C51CC02
The T89C51CC02 core needs only 6 clock periods per machine cycle. This feature,
called “X2”, provides the following advantages:
•
•
•
•
In order to keep the original C51 compatibility, a divider-by-2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by the software.
An extra feature is available to start after Reset in the X2 Mode. This feature can be
enabled by a bit X2B in the Hardware Security Byte. This bit is described in the section
’In-System Programming’.
The X2 bit in the CKCON register (See Table 12) allows switching from 12 clock cycles
per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated
(STD mode).
Setting this bit activates the X2 feature (X2 Mode) for the CPU Clock only (See Figure
3).
The Timers 0, 1 and 2, Uart, PCA, watchdog or CAN switch in X2 Mode only if the corre-
sponding bit is cleared in the CKCON register.
The clock for the whole circuit and peripheral is first divided by two before being used by
the CPU core and peripherals. This allows any cyclic ratio to be accepted on the XTAL1
input. In X2 Mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic
ratio between 40 to 60%. Figure 3. shows the clock generation block diagram. The X2
bit is validated on the XTAL1 ÷ 2 rising edge to avoid glitches when switching from the
X2 to the STD mode. Figure 4 shows the mode switching waveforms.
Divides frequency crystals by 2 (cheaper crystals) while keeping the same CPU
power.
Saves power consumption while keeping the same CPU power (oscillator power
saving).
Saves power consumption by dividing dynamic operating frequency by 2 in
operating and idle modes.
Increases CPU power by 2 while keeping the same crystal frequency.
4126L–CAN–01/08