PEF 20525 F V1.3 Infineon Technologies, PEF 20525 F V1.3 Datasheet - Page 25

no-image

PEF 20525 F V1.3

Manufacturer Part Number
PEF 20525 F V1.3
Description
IC CTRL PPP/HDLC SERIAL TQFP-100
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEF 20525 F V1.3

Function
Serial Optimized Communications Controller
Interface
ASYNC, BISYNC, HDLC, PPP
Number Of Circuits
2
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
50mA
Power (watts)
150mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LFQFP
Includes
Bit Processor Functions, Serial Communication Controllers (SCCs)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PEF20525FV1.3X
PEF20525FV13XP
SP000007592
1.4
This chapter is useful for all being familiar with the HSCX/ESCC family.
1.4.1
The SEROCCO-H SCC cores contain the core logic of the HSCX as the heart of the
device. Some enhancements are incorporated in the SCCs. These are:
• Octet- and Bit Synchronous PPP protocol support as in RFC-1662
• Signaling System #7 (SS7) support
• 4-kByte packet length byte counter
• Enhanced address filtering (16-bit maskable)
• Enhanced time slot assigner
• Support of high data rates (12.5 Mbit/s)
1.4.2
The following features of the HSCX core have been removed:
• Extended transparent mode 0
• Master clock mode
Data Sheet
(this mode provided octet buffered data reception without usage of FIFOs;
SEROCCO-H supports octet buffered reception via appropriate threshold
configurations for the SCC receive FIFOs)
Differences between SEROCCO-H and the HSCX/ESCC Family
Enhancements to the HSCX Serial Core
Simplifications to the HSCX Serial Core
25
Introduction
PEB 20525
PEF 20525
2000-09-14

Related parts for PEF 20525 F V1.3