ADV3000ASTZ-RL Analog Devices Inc, ADV3000ASTZ-RL Datasheet
ADV3000ASTZ-RL
Specifications of ADV3000ASTZ-RL
Related parts for ADV3000ASTZ-RL
ADV3000ASTZ-RL Summary of contents
Page 1
FEATURES 3 inputs, 1 output HDMI/DVI links Enables HDMI 1.3-compliant receiver 4 TMDS channels per link Supports 250 Mbps to 2.25 Gbps data rates Supports 25 MHz to 225 MHz pixel clocks Equalized inputs for operation with long HDMI cables ...
Page 2
ADV3000 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 5 Thermal Resistance ...................................................................... 5 Maximum Power Dissipation ..................................................... ...
Page 3
SPECIFICATIONS T = 27°C, AVCC = 3.3 V, VTTI = 3.3 V, VTTO = 3.3 V, DVCC = 3.3 V, AMUXVCC = 5 V, AVEE = 0 V, DVEE = 0 V, differential input A swing = 1000 mV, TMDS ...
Page 4
ADV3000 Parameter 5 SERIAL CONTROL INTERFACE Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage PARALLEL CONTROL INTERFACE Input High Voltage Input Low Voltage ...
Page 5
ABSOLUTE MAXIMUM RATINGS Table 2. Parameter AVCC to AVEE DVCC to DVEE DVEE to AVEE VTTI VTTO AMUXVCC Internal Power Dissipation High Speed Input Voltage High Speed Differential Input Voltage Low Speed Input Voltage 2 I C® and Parallel Logic ...
Page 6
ADV3000 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS AVCC 1 IN_B0 2 IP_B0 3 IN_B1 4 IP_B1 5 VTTI 6 IN_B2 7 IP_B2 8 IN_B3 9 IP_B3 10 IN_A0 11 IP_A0 12 13 IN_A1 IP_A1 14 VTTI 15 IN_A2 16 IP_A2 17 ...
Page 7
Pin No. Mnemonic 25, 31, 40 DVCC 26 ON0 27 OP0 28, 34 VTTO 29 ON1 30 OP1 32 ON2 33 OP2 35 ON3 36 OP3 37 RESET 38 PP_PRE0 39 PP_PRE1 40 DVCC 41 PP_OCL 42 I2C_SCL 43 I2C_SDA ...
Page 8
ADV3000 TYPICAL PERFORMANCE CHARACTERISTICS T = 27°C, AVCC = 3.3 V, VTTI = 3.3 V, VTTO = 3.3 V, DVCC = 3.3 V, AMUXVCC = 5 V, AVEE = 0 V, DVEE = 0 V, differential input A swing = ...
Page 9
T = 27°C, AVCC = 3.3 V, VTTI = 3.3 V, VTTO = 3.3 V, DVCC = 3.3 V, AMUXVCC = 5 V, AVEE = 0 V, DVEE = 0 V, differential input A swing = 1000 mV, TMDS outputs ...
Page 10
ADV3000 T = 27°C, AVCC = 3.3 V, VTTI = 3.3 V, VTTO = 3.3 V, DVCC = 3.3 V, AMUXVCC = 5 V, AVEE = 0 V, DVEE = 0 V, differential input A swing = 1000 mV, TMDS ...
Page 11
T = 27°C, AVCC = 3.3 V, VTTI = 3.3 V, VTTO = 3.3 V, DVCC = 3.3 V, AMUXVCC = 5 V, AVEE = 0 V, DVEE = 0 V, differential input A swing = 1000 mV, TMDS outputs ...
Page 12
ADV3000 THEORY OF OPERATION INTRODUCTION The primary function of the ADV3000 is to switch one of three (HDMI or DVI) single-link sources to one output. Each HDMI/ DVI link consists of four differential, high speed channels and four auxiliary single-ended, ...
Page 13
The ADV3000 requires output termination resistors when the high speed outputs are enabled. Termination can be internal and/or external. The internal terminations of the ADV3000 are enabled by programming the TX_PTO bit of the transmitter settings register. These terminations are ...
Page 14
ADV3000 SERIAL CONTROL INTERFACE RESET On initial power-up any point in operation, the ADV3000 register set can be restored to preprogrammed default values by pulling the RESET pin to low in accordance with the specifica- tions in Table ...
Page 15
I2C_ADDR0 I2C_SCL GENERAL CASE FIXED PART START I2C_SDA ADDR EXAMPLE I2C_SDA 1 2 READ PROCEDURE To read data from the ADV3000 register set (such as a microcontroller) needs to send the appropriate control signals to the ADV3000 slave ...
Page 16
ADV3000 PARALLEL CONTROL INTERFACE The ADV3000 can be controlled through the parallel interface using the PP_EN, PP_CH[1:0], PP_EQ, PP_PRE[1:0], and PP_OCL pins. Logic levels for the parallel interface pins are set in accordance with the specifications listed in Table 1. ...
Page 17
SERIAL INTERFACE CONFIGURATION REGISTERS The serial interface configuration registers can be read and written using the I The least significant bit of the ADV3000 I the serial control interface is used, the parallel control interface is disabled until the ADV3000 ...
Page 18
ADV3000 AUXILIARY DEVICE MODES REGISTER AUX_EN: Auxiliary (Low Speed) Switch Enable Bit Table 8. AUX_EN Description AUX_EN Description 0 Auxiliary switch off, no low speed input/output to low speed common input/output connection 1 Auxiliary switch on AUX_CH[1:0]: Auxiliary (Low Speed) ...
Page 19
PARALLEL INTERFACE CONFIGURATION REGISTERS The parallel interface configuration registers can be directly set using the PP_EN, PP_CH[1:0], PP_EQ, PP_PRE[1:0], and PP_OCL pins. This interface is only accessible after the part is reset and before any registers are accessed using the ...
Page 20
ADV3000 RECEIVER SETTINGS REGISTER High speed (TMDS) channels input termination is fixed to on when using the parallel interface. INPUT TERMINATION PULSE REGISTER 1 AND REGISTER 2 High speed input (TMDS) channels pulse-on-source switching fixed to off when using the ...
Page 21
APPLICATION INFORMATION Figure 31. Layout of the TMDS Traces on the ADV3000 Evaluation Board (Only Top Signal Routing Layer is Shown) The ADV3000 is an HDMI/DVI switch, featuring equalized TMDS inputs and pre-emphasized TMDS outputs intended for use ...
Page 22
ADV3000 CABLE LENGTHS AND EQUALIZATION The ADV3000 offers two levels of programmable equalization for the high speed inputs and 12 dB. The equalizer of the ADV3000 supports video data rates 2.25 Gbps, and as shown ...
Page 23
In some applications, such as using multiple ADV3000s to construct large input arrays, the use of interlayer vias becomes unavoidable. In these situations, the input termination feature of the ADV3000 improves system signal integrity ...
Page 24
ADV3000 Auxiliary Control Signals There are four single-ended control signals associated with each source or sink in an HDMI/DVI application. These are hot plug detect (HPD), consumer electronics control (CEC), and two display data channel (DDC) lines. The two signals ...
Page 25
Power Supply Bypassing The ADV3000 requires minimal supply bypassing. When powering the supplies individually, place a 0.01 μF capacitor between each 3.3 V supply pin (AVCC, DVCC, VTTI, and VTTO) and ground to filter out supply noise. Generally, bypass capacitors ...
Page 26
... OUTLINE DIMENSIONS 1.45 1.40 1.35 0.15 SEATING 0.05 PLANE VIEW A ROTATED 90° CCW ORDERING GUIDE Model Temperature Range 1 ADV3000ASTZ −40°C to +85°C 1 ADV3000ASTZ-RL −40°C to +85°C 1 ADV3000-EVALZ RoHS Compliant Part. 16.20 16.00 SQ 0.75 1.60 15.80 0.60 MAX 0. PIN 1 TOP VIEW (PINS DOWN) 0 ...
Page 27
NOTES Rev Page ADV3000 ...
Page 28
ADV3000 NOTES ©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06712-0-8/07(0) Rev Page ...