LPC1853FET256,551 NXP Semiconductors, LPC1853FET256,551 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LPC1853FET256,551
Manufacturer Part Number
LPC1853FET256,551
Description
IC MCU 32BIT 512KB FLASH 256LBGA
Manufacturer
NXP Semiconductors
Series
LPC18xxr
Datasheets
1.LPC1830FET256551.pdf
(87 pages)
2.LPC1810FET100551.pdf
(2 pages)
3.LPC1810FET100551.pdf
(1164 pages)
Specifications of LPC1853FET256,551
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
150MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, SD/MMC, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, LCD, Motor Control PWM, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
136K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-LBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
NXP Semiconductors
Table 3.
LPC1850_30_20_10
Objective data sheet
Symbol
PD_5
PD_6
PD_7
PD_8
PD_9
PD_10
PD_11
PD_12
PD_13
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
Pin description
P6
R6
T6
P8
T11
P11
N9
N11
T14
…continued
Reset
state
[1]
I; PU
I; PU
I; PU
I; PU
I; PU
I; PU
I; PU
I; PU
I; PU
Type Description
-
O
I/O
-
-
O
I/O
-
-
I
I/O
-
-
I
I/O
-
-
O
I/O
-
-
I
O
-
-
-
O
-
-
-
O
-
-
I
O
-
All information provided in this document is subject to legal disclaimers.
n.c.
CTOUT_9 — SCT output 9. Match output 1 of timer 2.
EXTBUS_D19 — External memory data line 19.
n.c.
n.c.
CTOUT_10 — SCT output 10. Match output 2 of timer 2.
EXTBUS_D20 — External memory data line 20.
n.c.
n.c.
CTIN_5 — SCT input 5. Capture input 2 of timer 2.
EXTBUS_D21 — External memory data line 21.
n.c.
n.c.
CTIN_6 — SCT input 6. Capture input 1 of timer 3.
EXTBUS_D22 — External memory data line 22.
n.c.
n.c.
CTOUT_13 — SCT output 13. Match output 1 of timer 3.
EXTBUS_D23 — External memory data line 23.
n.c.
n.c.
CTIN_1 — SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
EXTBUS_BLS3 — LOW active Byte Lane select signal 3.
n.c.
n.c.
n.c.
EXTBUS_CS3 — LOW active Chip Select 3 signal.
n.c.
n.c.
n.c.
EXTBUS_CS2 — LOW active Chip Select 2 signal.
n.c.
n.c.
CTIN_0 — SCT input 0. Capture input 0 of timer 0, 1, 2, 3.
EXTBUS_BLS2 — LOW active Byte Lane select signal 2.
n.c.
Rev. 1.2 — 17 February 2011
32-bit ARM Cortex-M3 microcontroller
LPC1850/30/20/10
© NXP B.V. 2011. All rights reserved.
22 of 87