XC3190A-4PQ160C Xilinx Inc, XC3190A-4PQ160C Datasheet - Page 68
![no-image](/images/no-image-200.jpg)
XC3190A-4PQ160C
Manufacturer Part Number
XC3190A-4PQ160C
Description
FPGA XC3100A Family 6K Gates 320 Cells 227MHz CMOS Technology 5V 160-Pin PQFP
Manufacturer
Xilinx Inc
Datasheet
1.XC3190A-4PQ160C.pdf
(76 pages)
Specifications of XC3190A-4PQ160C
Package
160PQFP
Family Name
XC3100A
Device Logic Units
320
Device System Gates
6000
Number Of Registers
928
Maximum Internal Frequency
227 MHz
Typical Operating Supply Voltage
5 V
Maximum Number Of User I/os
138
Ram Bits
64160
Re-programmability Support
Yes
Case
QFP160
Dc
98+
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
XC3000 Series Field Programmable Gate Arrays
XC3000 Series 132-Pin Ceramic and Plastic PGA Pinouts
XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts
Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs.
Programmed outputs are default slew-rate limited.
* Indicates unconnected package pins (14) for the XC3042A.
7-70
Number
PGA
C10
C12
A10
B10
A11
B11
A12
B12
A13
Pin
C4
A1
C3
B2
B3
A2
B4
C5
A3
A4
B5
C6
A5
B6
A6
B7
C7
C8
A7
B8
A8
A9
B9
C9
I/O-TCLKIN
XC3042A
XC3064A
PWRDN
GND
GND
VCC
I/O*
I/O*
I/O*
I/O*
I/O*
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Number
PGA
G13
G14
G12
M14
M13
B13
C11
A14
D12
C13
B14
C14
E12
D13
D14
E13
E14
H12
H14
H13
K14
K13
K12
N14
F12
F13
F14
L14
L13
L12
Pin
J14
J13
J12
XTL2(IN)-I/O
XC3042A
XC3064A
HDC-I/O
LDC-I/O
INIT-I/O
M1-RD
M0-RT
M2-I/O
GND
GND
GND
VCC
VCC
I/O*
I/O*
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Number
PGA
M11
N13
M12
N11
M10
N10
P14
P13
N12
P12
P11
P10
Pin
M9
M8
M7
M6
M5
N9
P9
P8
N8
P7
N7
N6
P5
N5
P4
P3
N4
P2
N3
N2
P6
RDY/BUSY-RCLK-I/O
XTL1-I/O-BCLKIN
D0-DIN-I/O
DONE-PG
XC3042A
XC3064A
CS0-I/O
CS1-I/O
RESET
D7-I/O
D6-I/O
D5-I/O
D4-I/O
D3-I/O
D2-I/O
D1-I/O
GND
VCC
VCC
I/O*
I/O*
I/O*
I/O*
I/O*
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
November 9, 1998 (Version 3.1)
Number
PGA
Pin
M3
M4
M2
M1
G3
G2
G1
P1
N1
K3
K2
K1
H1
H2
H3
E1
E2
D1
D2
E3
C1
B1
C2
D3
L3
L2
L1
F1
F2
F3
J3
J2
J1
A1-CS2-I/O
A0-WS-I/O
DOUT-I/O
XC3042A
XC3064A
A15-I/O
A14-I/O
A13-I/O
A12-I/O
A11-I/O
A10-I/O
A2-I/O
A3-I/O
A4-I/O
A5-I/O
A6-I/O
A7-I/O
A8-I/O
A9-I/O
CCLK
GND
GND
VCC
VCC
VCC
I/O*
I/O*
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
R