CS493253-CL Cirrus Logic Inc, CS493253-CL Datasheet - Page 8

no-image

CS493253-CL

Manufacturer Part Number
CS493253-CL
Description
Multi Standard Audio Decoder 44-Pin PLCC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS493253-CL

Package
44PLCC
Operating Temperature
0 to 70 °C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS493253-CL
Manufacturer:
CRYSTAL
Quantity:
134
Part Number:
CS493253-CL
Manufacturer:
CS
Quantity:
110
Part Number:
CS493253-CL
Manufacturer:
CS
Quantity:
20 000
Company:
Part Number:
CS493253-CL
Quantity:
402
Part Number:
CS493253-CL-EP
Manufacturer:
CRYSTRL
Quantity:
20 000
Part Number:
CS493253-CLEP
Manufacturer:
CRYSTAL
Quantity:
8
Part Number:
CS493253-CLR
Manufacturer:
PANASINIC
Quantity:
184
Part Number:
CS493253-CLR
Manufacturer:
CARTYS
Quantity:
2 585
Part Number:
CS493253-CLR
Manufacturer:
CS
Quantity:
1 500
Part Number:
CS493253-CLR
Manufacturer:
CARTYS
Quantity:
20 000
Part Number:
CS493253-CLZ
Manufacturer:
CRYSTAL
Quantity:
13 888
Part Number:
CS493253-CLZR
Manufacturer:
CirrusLogic
Quantity:
478
1.7. Switching Characteristics — Intel
(T
Notes: 1. Certain timing parameters are normalized to the DSP clock, DCLKP, in nanoseconds. DCLKP =
8
Address setup before CS and RD low or CS and WR low
Address hold time after CS and RD low or CS and WR low
Delay between RD then CS low or CS then RD low
Data valid after CS and RD low
CS and RD low for read
Data hold time after CS or RD high
Data high-Z after CS or RD high
CS or RD high to CS and RD low for next read
CS or RD high to CS and WR low for next write
Delay between WR then CS low or CS then WR low
Data setup before CS or WR high
CS and WR low for write
Data hold after CS or WR high
CS or WR high to CS and RD low for next read
CS or WR high to CS and WR low for next write
A
= 25 °C; VA, VD[3:1] = 2.5 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C
2. This specification is characterized but not production tested. A 470 ohm pull-up resistor was used for
3. See T
1/DCLK. The DSP clock can be defined as follows:
External CLKIN Mode:
DCLK == CLKIN/4 before and during boot
DCLK == CLKIN after boot
Internal Clock Mode:
DCLK == 10MHz before and during boot, i.e. DCLKP == 100ns
DCLK == 65 MHz after boot, i.e. DCLKP == 15.4ns
It should be noted that DCLK for the internal clock mode is application specific. The application code
users guide should be checked to confirm DCLK for the particular application.
characterization to minimize the effects of external bus capacitance.
idd
from Intel Host Mode in
Parameter
Table 6 on page 43
®
Host Mode
(Note 3)
(Note 1)
(Note 2)
(Note 1)
(Note 1)
(Note 1)
(Note 1)
(Note 1)
Symbol
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
irdtw
iwpw
iwtrd
icdw
idhw
irpw
idsu
icdr
idhr
idis
iwd
ias
iah
idd
ird
2*DCLKP + 10
2*DCLKP + 10
2*DCLKP + 10
2*DCLKP + 10
DCLKP + 10
DCLKP + 10
CS49300 Family DSP
L
Min
20
= 20 pF)
5
5
0
5
0
5
-
-
Max
21
22
-
-
-
-
-
-
-
-
-
-
-
DS339PP4
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CS493253-CL