DS90C3202VS National Semiconductor, DS90C3202VS Datasheet - Page 20
![](/photos/40/57/405755/128pin_tqfp_sml.jpg)
DS90C3202VS
Manufacturer Part Number
DS90C3202VS
Description
Manufacturer
National Semiconductor
Datasheet
1.DS90C3202VS.pdf
(22 pages)
Specifications of DS90C3202VS
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS90C3202VS
Manufacturer:
PH
Quantity:
2 733
Part Number:
DS90C3202VS
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
DS90C3202VS/NOPB
Manufacturer:
NS
Quantity:
346
Company:
Part Number:
DS90C3202VS/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DS90C3202VS/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
www.national.com
DS90C3202 Two-Wire Serial Interface Register Table
Address
26d/1ah
27d/1bh
28d/1ch
29d/1dh
R/W
R/W
R/W
R/W
R/W
RESET
None
None
None
None
Bit #
[6:4]
[2:0]
[6:4]
[2:0]
[7:3]
[7:3]
[2:1]
[7]
[3]
[7]
[3]
[2]
[1]
[0]
[0]
Reserved
LVDS input skew control for RXE channel B,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
Reserved
LVDS input skew control for RXE channel C,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
Reserved
LVDS input skew control for RXE channel D,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment
Reserved
LVDS input skew control for RXE channel E,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
Reserved
LVTTL output transition time control for CLK
0: Tr/Tf = 1.0ns (default)
1: Tr/Tf = 1.5ns
LVTTL output transition time control for RXE
0: Tr/Tf = 1.5ns (default)
1: Tr/Tf = 2.5ns
LVTTL output transition time control for RXO
0: Tr/Tf = 1.5ns (default)
1: Tr/Tf = 2.5ns
Reserved
LVTTL output setup and hold time control
00: balanced setup and hold time (default)
01: setup time is increased from default position by 1UI
& hold time is reduced from default position by 1UI
10: setup time is decreased from default position by 1UI
& hold time is reduced from default position by 1UI
11: setup time is increased from default position by 2UI
& hold time is increased from default position by 2UI
LVTTL output PTO control
1: PTO disabled, all outputs setup time are only
controlled by contents of [2:1]
0: PTO enabled (default)
Group1: CLK to latch Data is re-assigned earlier by
0.5UI respect to the normal centered position if only
PTO option enabled; but PTO option and (Tsetup or
Thold) adjustment can co-exist
Group2: CLK to latch Data stays as the normal
centered position if only PTO option enabled; but PTO
option and (Tsetup or Thold) adjustment can co-exist
20
Description
(Continued)
Default Value
0000_0000
0000_0000
0000_0000
0000_0000