DS90C3202VS National Semiconductor, DS90C3202VS Datasheet - Page 19
![](/photos/40/57/405755/128pin_tqfp_sml.jpg)
DS90C3202VS
Manufacturer Part Number
DS90C3202VS
Description
Manufacturer
National Semiconductor
Datasheet
1.DS90C3202VS.pdf
(22 pages)
Specifications of DS90C3202VS
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS90C3202VS
Manufacturer:
PH
Quantity:
2 733
Part Number:
DS90C3202VS
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
DS90C3202VS/NOPB
Manufacturer:
NS
Quantity:
346
Company:
Part Number:
DS90C3202VS/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DS90C3202VS/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Address
DS90C3202 Two-Wire Serial Interface Register Table
20d/14h
21d/15h
22d/16h
23d/17h
24d/18h
25d/19h
10d/ah
11d/bh
0d/0h
1d/1h
2d/2h
3d/3h
4d/4h
5d/5h
6d/6h
7d/7h
8d/8h
9d/9h
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
R
R
R
R
R
R
RESET
PWDN
PWDN
PWDN
PWDN
PWDN
PWDN
PWDN
PWDN
PWDN
PWDN
PWDN
PWDN
None
None
None
None
None
None
Bit #
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:3]
[2:0]
[6:4]
[2:0]
[6:4]
[2:0]
[6:4]
[2:0]
[7]
[3]
[7]
[3]
[7]
[3]
Vender ID low byte[7:0] = 05h
Vender ID high byte[15:8] =13h
Device ID low byte[7:0] = 28h
Device ID high byte 15:8] = 67h
Device revision [7:0] = 00h to begin with
Low frequency limit, 8Mhz = 8h
High frequency limit 135Mhz = 87h =
0000_0000_1000_0111
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
LVDS input skew control for CLK channel,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Tsetup improvement
Reserved
LVDS input skew control for RXO channel B,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
Reserved
LVDS input skew control for RXO channel C,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
Reserved
LVDS input skew control for RXO channel D,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
Reserved
LVDS input skew control for RXO channel E,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
Reserved
LVDS input skew control for RXO channel A,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
Reserved
LVDS input skew control for RXE channel A,
000 (default) applies to no delay added, ONE buffer
delay per step adjustment towards Thold improvements
19
Description
Default Value
0000_0101
0001_0011
0010_1000
0110_0111
0000_0000
0000_1000
1000_0111
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
www.national.com