ICS8343YI IDT, Integrated Device Technology Inc, ICS8343YI Datasheet
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS8343YI
Specifications of ICS8343YI
Available stocks
Related parts for ICS8343YI
ICS8343YI Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS8343I is a low skew, 1-to-16 LVCMOS ,&6 Fanout Buffer and a member of the HiPerClockS™ HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8343I is at 5.0V, 3.3V, 2.5V and mixed 3.3V ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs, V DDO Package Thermal Impedance, JA Storage Temperature, T STG Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ...
Page 4
T 5A ABLE HARACTERISTICS ...
Page 5
T 5B 3.3V±5%, V ABLE HARACTERISTICS ...
Page 6
T 5C ABLE HARACTERISTICS ...
Page 7
T 5D ABLE HARACTERISTICS ...
Page 8
P ARAMETER 1.65V±5% V DD, V DDO LVCMOS GND -1.65V±5% 2.05V±5% 1.25V± DDO LVCMOS GND -1.25V±5% 8343YI LVCMOS LVTTL EASUREMENT NFORMATION Qx 3. UTPUT OAD EST IRCUIT Qx 3.3V/2.5V O ...
Page 9
V DDO LVCMOS GND -1.25V± PART 1 Qx PART 2 Qy 8343YI LVCMOS / LVTTL F 2. UTPUT OAD EST IRCUIT tsk( UTPUT KEW V ...
Page 10
Q0:Q15 CLK Q0:Q15 0.8V Clock Outputs 8343YI LVCMOS LVTTL PERIOD t PW odc = t PERIOD t & ERIOD ...
Page 11
ABLE VS IR LOW ABLE JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to ...
Page 12
ACKAGE UTLINE UFFIX ABLE ...
Page 13
ABLE RDERING NFORMATION ...
Page 14
...