ICS8531AY-01 IDT, Integrated Device Technology Inc, ICS8531AY-01 Datasheet - Page 11
![](/photos/31/26/312699/32pin_lqfp_sml.jpg)
ICS8531AY-01
Manufacturer Part Number
ICS8531AY-01
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Driverr
Datasheet
1.ICS8531AY-01.pdf
(18 pages)
Specifications of ICS8531AY-01
Number Of Clock Inputs
2
Mode Of Operation
Differential
Output Frequency
500MHz
Output Logic Level
LVPECL
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.465V
Package Type
TQFP
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS8531AY-01LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8531AY-01LF
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ICS8531AY-01LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS8531AY-01T
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
T
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, ter-
minating resistors (DC current path to ground) or current
sources must be used for functionality. These outputs are
designed to drive 50Ω transmission lines. Matched imped-
IDT
ERMINATION FOR
ICS8531-01
LOW SKEW, 1-TO-9, DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
™
RTT =
/ ICS
™
((V
F
1-TO-9, 3.3V LVPECL FANOUT BUFFER
FOUT
OH
IGURE
+ V
OL
5A. LVPECL O
) / (V
LVPECL O
1
CC
Z
Z
– 2)) – 2
o
o
= 50Ω
= 50Ω
Z
UTPUTS
o
50Ω
UTPUT
T
RTT
ERMINATION
50Ω
V
CC
FIN
- 2V
11
ance techniques should be used to maximize operating fre-
quency and minimize signal distortion. Figures 5A and 5B
show two different layouts which are recommended only as
guidelines. Other suitable clock layouts may exist and it
would be recommended that the board designers simulate
to guarantee compatibility across all printed circuit and clock
component process variations.
FOUT
F
IGURE
5B. LVPECL O
Z
Z
o
o
= 50Ω
= 50Ω
ICS8531AY-01 REV. F APRIL 11, 2007
125Ω
84Ω
UTPUT
3.3V
125Ω
84Ω
T
ERMINATION
FIN