LH28F640BFE-PBTL80 Sharp Electronics, LH28F640BFE-PBTL80 Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/6/602/sharp_electronics_sml.jpg)
LH28F640BFE-PBTL80
Manufacturer Part Number
LH28F640BFE-PBTL80
Description
Manufacturer
Sharp Electronics
Datasheet
1.LH28F640BFE-PBTL80.pdf
(36 pages)
Specifications of LH28F640BFE-PBTL80
Cell Type
NOR
Density
64Mb
Access Time (max)
80ns
Interface Type
Parallel
Boot Type
Bottom
Address Bus
22b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
0C to 70C
Package Type
TSOP
Sync/async
Asynchronous
Operating Temperature Classification
Commercial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
16b
Number Of Words
4M
Supply Current
25mA
Mounting
Surface Mount
Pin Count
48
Lead Free Status / Rohs Status
Not Compliant
A-3 STATUS REGISTER READ OPERATIONS
status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.
If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the
SR.15 = WRITE STATE MACHINE STATUS: (DQ
SR.7 = WRITE STATE MACHINE STATUS
( Partition 0 )
( Partition 0 )
( Partition 1 )
( Partition 1 )
( Partition 2 )
( Partition 2 )
( Partition 3 )
( Partition 3 )
1 = Ready in All Partitions
0 = Busy in Any Partition
1 = Ready in the Addressed Partition
0 = Busy in the Addressed Partition
SR.15
SR.15
SR.15
SR.15
DQ
SR.7
SR.7
SR.7
SR.7
FOR EACH PARTITION: (DQ
Address
WE#
15-0
CE#
(D/Q)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
(W)
(A)
(E)
Check SR.15 instead of
SR.7 in Partition 0
V
V
V
V
"1"
"0"
"1"
"0"
"1"
"0"
"1"
"0"
"1"
"0"
"1"
"0"
"1"
"0"
"1"
"0"
V
V
V
V
IH
IH
IH
IH
IL
IL
IL
IL
within PARTITION 0
VALID ADDRESS
Table A-3-1. Status Register Definition (SR.15 and SR.7)
Figure A-3-1. Example of Checking the Status Register
COMMAND
(In this example, the device contains four partitions.)
Operation to Partition 0
VALID
7
)
PARTITION3
t
WHR0
(t
15
EHR0
)
)
PARTITION2
Machine). If SR.15="0", erase or program operation is in
progress in any partition.
erase or program operation is in progress in the addressed
partition. Even if the SR.7 is "1", the WSM may be
occupied by the other partition.
SR.15 indicates the status of WSM (Write State
SR.7 indicates the status of the partition. If SR.7="0",
PARTITION1
within PARTITION 2
VALID ADDRESS
COMMAND
PARTITION0
Operation to Partition 2
VALID
NOTES:
t
WHR0
Check SR.15 instead of
SR.7 in Partition 2
(t
EHR0
)
021211
v