IDT5T907PAI IDT, Integrated Device Technology Inc, IDT5T907PAI Datasheet

no-image

IDT5T907PAI

Manufacturer Part Number
IDT5T907PAI
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT5T907PAI

Number Of Outputs
10
Operating Supply Voltage (max)
2.6V
Operating Temp Range
-40C to 85C
Propagation Delay Time
3.5ns
Operating Supply Voltage (min)
2.4V
Mounting
Surface Mount
Pin Count
48
Operating Supply Voltage (typ)
2.5V
Package Type
TSSOP
Quiescent Current
30mA
Input Frequency
250MHz
Duty Cycle
60%
Operating Temperature Classification
Industrial
Lead Free Status / Rohs Status
Not Compliant
© 2003 Integrated Device Technology, Inc.
FEATURES:
• Guaranteed Low Skew < 25ps (max)
• Very low duty cycle distortion
• High speed propagation delay < 2.5ns. (max)
• Up to 250MHz operation
• Very low CMOS power levels
• 1.5V V
• Hot insertable and over-voltage tolerant inputs
• 3-level inputs for selectable interface
• Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or LVEPECL input
• Selectable differential or single-ended inputs and ten single-
• 2.5V V
• Available in TSSOP package
APPLICATIONS:
• Clock and signal distribution
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
FUNCTIONAL BLOCK DIAGRAM
IDT5T907
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER
interface
ended outputs
DDQ
DD
for HSTL interface
A/V
RxS
TxS
REF
GL
G1
G2
2.5V SINGLE DATA RATE
1:10 CLOCK BUFFER
TERABUFFER™
A
1
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
DESCRIPTION:
single-ended or differential input to ten single-ended outputs buffer built on
advanced metal CMOS technology. The SDR clock buffer fanout from a single
or differential input to ten single-ended outputs reduces the loading on the
preceding driver and provides an efficient clock distribution network. The
IDT5T907 can act as a translator from a differential HSTL, eHSTL, 1.8V/2.5V
LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL,
1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3-level input
signals that may be hard-wired to appropriate high-mid-low levels.
disabled. Multiple power and grounds reduce noise.
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
The IDT5T907 2.5V single data rate (SDR) clock buffer is a user-selectable
The IDT5T907 has two output banks that can be asynchronously enabled/
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
1
2
3
4
5
6
7
8
9
10
INDUSTRIAL TEMPERATURE RANGE
OCTOBER 2008
IDT5T907
DSC-5899/22

Related parts for IDT5T907PAI

IDT5T907PAI Summary of contents

Page 1

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER FEATURES: • Guaranteed Low Skew < 25ps (max) • Very low duty cycle distortion • High speed propagation delay < 2.5ns. (max) • 250MHz operation • Very low CMOS ...

Page 2

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER PIN CONFIGURATION GND 4 5 GND DDQ GND DDQ A/V ...

Page 3

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER PIN DESCRIPTION Symbol I/O Type Description ( Adjustable Clock input the "true" side of the differential clock input. If operating in single-ended mode the clock ...

Page 4

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER INPUT/OUTPUT SELECTION Input 2.5V LVTTL SE 1.8V LVTTL SE 2.5V LVTTL DSE 1.8V LVTTL DSE LVEPECL DSE eHSTL DSE HSTL DSE 2.5V LVTTL DIF 1.8V LVTTL DIF LVEPECL DIF eHSTL DIF ...

Page 5

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL Symbol Parameter Input Characteristics (9) I Input HIGH Current IH (9) I Input LOW Current IL V Clamp Diode Voltage ...

Page 6

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL Symbol Parameter (1) V Input Signal Swing DIF V Differential Input Signal Crossing Point X V Input Timing Measurement Reference Level THI t , ...

Page 7

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER POWER SUPPLY CHARACTERISTICS FOR eHSTL OUTPUTS Symbol Parameter I Quiescent V Power Supply Current DDQ DD I Quiescent V Power Supply Current DDQQ DDQ I Dynamic V Power Supply DDD DD ...

Page 8

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVEPECL Symbol Parameter V Input Signal Swing (1) DIF V Differential Input Signal Crossing Point X V Input Timing Measurement Reference Level THI t , ...

Page 9

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER POWER SUPPLY CHARACTERISTICS FOR 2.5V LVTTL OUTPUTS Symbol Parameter I Quiescent V Power Supply Current DDQ DD I Quiescent V Power Supply Current DDQQ DDQ I Dynamic V Power Supply DDD ...

Page 10

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 1.8V LVTTL (1) Symbol Parameter Input Characteristics (12) I Input HIGH Current IH (12) I Input LOW Current IL V Clamp Diode Voltage IK ...

Page 11

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER POWER SUPPLY CHARACTERISTICS FOR 1.8V LVTTL OUTPUTS Symbol Parameter I Quiescent V Power Supply Current DDQ DD I Quiescent V Power Supply Current DDQQ DDQ I Dynamic V Power Supply DDD ...

Page 12

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Symbol Parameter Skew Parameters Same Device Output Pin-to-Pin Skew SK O (2) ( Pulse Skew SK P (4) (3) ...

Page 13

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER AC DIFFERENTIAL INPUT SPECIFICATIONS Symbol Parameter t Reference Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs) W Reference Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs) HSTL/eHSTL/1.8V LVTTL/2.5V ...

Page 14

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER NOTES and t signals are measured from the input passing through V PHL PLH 2. Pulse Skew is calculated using the following expression: ...

Page 15

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER TEST CIRCUITS AND CONDITIONS Pulse Generator DIFFERENTIAL INPUT TEST CONDITIONS NOTE: 1. This input configuration is used for all input interfaces. For single-ended testing, the V the V Ω 3 inch, ...

Page 16

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER V V DDQ DD D.U. Test Circuit for SDR Outputs SDR OUTPUT TEST CONDITIONS Symbol V = 2.5V ± 0. Interface Specified DDQ ...

Page 17

IDT5T907 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER ORDERING INFORMATION XX XXXXX Package Process Device Type CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 X I -40°C to +85°C (Industrial) PA Thin Shrink Small Outline Package ...

Related keywords