NOIL1SC4000A-GDC ON Semiconductor, NOIL1SC4000A-GDC Datasheet - Page 10

no-image

NOIL1SC4000A-GDC

Manufacturer Part Number
NOIL1SC4000A-GDC
Description
Manufacturer
ON Semiconductor
Datasheet

Specifications of NOIL1SC4000A-GDC

Lead Free Status / Rohs Status
Supplier Unconfirmed
Biasing and Analog Signals
a white, saturated, pixel and 1.3 V for a black pixel.
amplifiers, resulting in four outputs. One output amplifier is
used for the analog signal resulting from the pixels. The
second amplifier is used for a DC reference signal. The DC
level from the buffer is defined by a DAC, which is
corresponding module in the sense that it controls speed and
dissipation. Some modules have two biasing resistors: one
to achieve the high speed and another to minimize power
dissipation.
Pixel Array Signals
signals and several different power supplies. This section
explains the relation between the control signals and the
applied supplies, and the internal generated pixel array
signals.
signals: Reset, Sample, Precharge, Vmem, and Row_select.
These are internal generated signals derived by on-chip
drivers from external applied signals. Row_select is
generated by the y-addressing and is not discussed in this
section
If reset is high, then the photodiode is forced to a certain
voltage. This depends on Vpix (pixel supply) and the high
level of reset signal. The higher these signals or supplies,
the higher the voltage-swing. The limitation on the high
Table 3. OVERVIEW OF BIAS SIGNALS
The expected analog output levels are between 0.3 V for
There are two output stages, each consisting of two output
Each biasing signal determines the operation of a
The pixel array of the image sensor requires digital control
Figure 11 illustrates the internal generated pixel array
Reset: Resets the pixel and initiates the integration time.
precharge_bias
muxbus_load
uni_load_fast
dec_x_load
dec_y_load
Out_load
pre_load
nsf_load
uni_load
col_load
psf_load
Signal
Connect with 60 KW to Voo and capacitor of 100 nF to Gnd
Connect with 2 MW to Vdd and capacitor of 100 nF to Gnd
Connect with 25 KW to Vaa and capacitor of 100 nF to Gnd
Connect with 5 KW to Vaa and capacitor of 100 nF to Gnd
Connect with 10 KW to Vaa and capacitor of 100 nF to Gnd
Connect with 1 MW to Vaa and capacitor of 100 nF to Gnd
Connect with 3 KW to Vaa and capacitor of 100 nF to Gnd
Connect with 1 MW to Vaa and capacitor of 100 nF to Gnd
Connect with 2 MW to Vdd and capacitor of 100 nF to Gnd
Connect with 1 MW to Vaa and capacitor of 100 nF to Gnd
Connect with 1 kW to Vdd and capacitor of at least 200 nF to Gnd
Comment
http://onsemi.com
10
controlled by a 7-bit word downloaded in the SPI.
Additionally, an extra bit in the SPI defines if one or two
output stages are used.
this image sensor. To optimize biasing of column amplifiers
to power dissipation, several biasing resistors are required.
This optimisation results in an increase of signal swing and
dynamic range.
level of reset and Vpix is 3.3 V. It does not help to increase
Vpix without increasing the reset level. The opposite is true.
Additionally, it is the reset pulse that also controls the dual
or multiple slope feature inside the pixel. By giving a reset
pulse during integration, but not at full reset level, the
photodiode is reset to a new value, only if this value is
decreased due to light illumination.
higher (3.3 V) for the normal reset and a lower (<2.5 V) level
for the multiple slope reset.
follower in the pixel and is activated to overwrite the current
information on the storage node by the new information on
the photodiode. Precharge is controlled by an external
digital signal between 0 V and 2.5 V.
memory element. This signal is also a standard digital level
between 0 V and 2.5 V.
memory element with a certain offset. This increases the
output voltage variation. Vmem changes between Vmem_l
(2.5 V) and Vmem_h (3.3 V).
Table 3 summarizes the biasing signals required to drive
The low level of reset is 0 V, but the high level is 2.5 V or
Precharge: Precharge serves as a load for the first source
Sample: Samples the photodiode information onto the
Vmem: This signal increases the information on the
Output stage
X-addressing
Multiplex bus
Column amplifiers
Column amplifiers
Column amplifiers
Column amplifiers
Column amplifiers
Y-addressing
Column amplifiers
Pixel drivers
Related Module
DC Level
0.7 V
0.4 V
0.8 V
1.2 V
1.2 V
0.5 V
1.4 V
0.5 V
0.4 V
0.5 V
1.4 V

Related parts for NOIL1SC4000A-GDC