ADC104S021EVAL National Semiconductor, ADC104S021EVAL Datasheet

no-image

ADC104S021EVAL

Manufacturer Part Number
ADC104S021EVAL
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of ADC104S021EVAL

Lead Free Status / Rohs Status
Not Compliant
© 2008 National Semiconductor Corporation
ADC104S021
4 Channel, 50 ksps to 200 ksps, 10-Bit A/D Converter
General Description
The ADC104S021 is a low-power, four-channel CMOS 10-bit
analog-to-digital converter with a high-speed serial interface.
Unlike the conventional practice of specifying performance at
a single sample rate only, the ADC104S021 is fully specified
over a sample rate range of 50 ksps to 200 ksps. The con-
verter is based on a successive-approximation register archi-
tecture with an internal track-and-hold circuit. It can be
configured to accept up to four input signals at inputs IN1
through IN4.
The output serial data is straight binary, and is compatible with
several standards, such as SPI™, QSPI™, MICROWIRE,
and many common DSP serial interfaces.
The ADC104S021 operates with a single supply, that can
range from +2.7V to +5.25V. Normal power consumption us-
ing a +3V or +5V supply is 1.94 mW and 6.9 mW, respectively.
The power-down feature reduces the power consumption to
just 0.12 µW using a +3V supply, or 0.47 µW using a +5V
supply.
The ADC104S021 is packaged in a 10-lead MSOP package.
Operation over the industrial temperature range of −40°C to
+85°C is guaranteed.
Pin-Compatible Alternatives by Resolution and Speed
All devices are fully pin and function compatible.
Connection Diagram
TRI-STATE® is a trademark of National Semiconductor Corporation
QSPI™ and SPI™ are trademarks of Motorola, Inc.
Resolution
12-bit
10-bit
8-bit
50 to 200 ksps
ADC104S021
ADC124S021
ADC084S021
201244
Specified for Sample Rate Range of:
200 to 500 ksps
Features
Key Specifications
Applications
ADC124S051
ADC104S051
ADC084S051
Specified over a range of sample rates.
Four input channels
Variable power management
Single power supply with 2.7V - 5.25V range
DNL
INL
SNR
Power Consumption
— 3V Supply
— 5V Supply
Portable Systems
Remote Data Acquisition
Instrumentation and Control Systems
20124405
500 ksps to 1 Msps
ADC124S101
ADC104S101
ADC084S101
± 0.13 LSB (typ)
± 0.13 LSB (typ)
August 4, 2008
1.94 mW (typ)
www.national.com
61.8 dB (typ)
6.9 mW (typ)

ADC104S021EVAL Summary of contents

Page 1

... ADC124S021 10-bit ADC104S021 8-bit ADC084S021 Connection Diagram TRI-STATE® trademark of National Semiconductor Corporation QSPI™ and SPI™ are trademarks of Motorola, Inc. © 2008 National Semiconductor Corporation Features ■ Specified over a range of sample rates. ■ Four input channels ■ ...

Page 2

... Ordering Information Order Code ADC104S021CIMM ADC104S021CIMMX ADC104S021EVAL Block Diagram Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I/O IN1 to IN4 4-7 DIGITAL I/O 10 SCLK 9 DOUT 8 DIN 1 CS POWER SUPPLY GND www.national.com Temperature Range −40°C to +85°C 10-Lead MSOP Package −40°C to +85°C 10-Lead MSOP Package, Tape & ...

Page 3

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage V A Voltage on Any Pin to GND Input Current at Any Pin (Note 3) Package Input Current(Note 3) Power Consumption 25°C A ESD Susceptibility (Note 5) ...

Page 4

Symbol Parameter ANALOG INPUT CHARACTERISTICS V Input Range Leakage Current DCL C Input Capacitance INA DIGITAL INPUT CHARACTERISTICS V Input High Voltage IH V Input Low Voltage IL I Input Current IN C Digital Input Capacitance IND ...

Page 5

ADC104S021 Timing Specifications The following specifications apply for ksps to 200 ksps, Boldface limits apply for T SAMPLE Symbol Parameter t Setup Time SCLK High to CS Falling Edge CSU t Hold time SCLK Low to ...

Page 6

Timing Diagrams www.national.com Timing Test Circuit ADC104S021 Operational Timing Diagram ADC104S021 Serial Timing Diagram 20124450 SCLK and CS Timing Parameters 6 20124408 20124406 20124451 ...

Page 7

Specification Definitions ACQUISITION TIME is the time required to acquire the input voltage. That is time required for the hold capacitor to charge up to the input voltage. APERTURE DELAY is the time between the fourth falling SCLK ...

Page 8

Typical Performance Characteristics T = +25° ksps to 200 ksps SAMPLE DNL - V = 3.0V A DNL - V = 5.0V A DNL vs. Supply www.national.com = 0.8 MHz to 3.2 MHz ...

Page 9

DNL vs. Clock Frequency 20124424 DNL vs. Clock Duty Cycle 20124426 DNL vs. Temperature 20124428 INL vs. Clock Frequency INL vs. Clock Duty Cycle INL vs. Temperature 9 20124425 20124427 20124429 www.national.com ...

Page 10

SNR vs. Supply SNR vs. Clock Frequency SNR vs. Clock Duty Cycle www.national.com THD vs. Supply 20124430 THD vs. Clock Frequency 20124431 THD vs. Clock Duty Cycle 20124432 10 20124435 20124436 20124437 ...

Page 11

SNR vs. Input Frequency 20124433 SNR vs. Temperature 20124434 SFDR vs. Supply 20124440 THD vs. Input Frequency THD vs. Temperature SINAD vs. Supply 11 20124438 20124439 20124445 www.national.com ...

Page 12

SFDR vs. Clock Frequency SFDR vs. Clock Duty Cycle SFDR vs. Input Frequency www.national.com SINAD vs. Clock Frequency 20124441 SINAD vs. Clock Duty Cycle 20124442 SINAD vs. Input Frequency 20124443 12 20124446 20124447 20124448 ...

Page 13

SFDR vs. Temperature 20124444 ENOB vs. Supply 20124452 ENOB vs. Clock Duty Cycle 20124454 SINAD vs. Temperature ENOB vs. Clock Frequency ENOB vs. Input Frequency 13 20124449 20124453 20124455 www.national.com ...

Page 14

ENOB vs. Temperature Spectral Response - 5V, 200 ksps www.national.com Spectral Response - 3V, 200 ksps 20124456 Power Consumption vs. Throughput 20124460 14 20124459 20124461 ...

Page 15

Applications Information 1.0 ADC104S021 OPERATION The ADC104S021 is a successive-approximation analog-to- digital converter designed around a charge-redistribution dig- ital-to-analog converter. Simplified schematics of the AD- C104S021 in both track and hold modes are shown in Figures 1, 2, respectively. In ...

Page 16

During each conversion, data is clocked into the DIN pin on the first 8 rising edges of SCLK after the fall of CS. For each conversion necessary to clock in the data indicating the input that is selected ...

Page 17

TYPICAL APPLICATION CIRCUIT A typical application of the ADC104S021 is shown in Figure 4. Power is provided in this example by the National Semi- conductor LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. ...

Page 18

Generally, the user will put the ...

Page 19

Physical Dimensions inches (millimeters) unless otherwise noted Order Number ADC104S021CIMM, ADC104S021CIMMX 10-Lead MSOP NS Package Number P0MUB10A 19 www.national.com ...

Page 20

... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock Conditioners www.national.com/timing Data Converters www.national.com/adc Displays www.national.com/displays Ethernet www.national.com/ethernet Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www ...