NS7520B-1-C36 Digi International, NS7520B-1-C36 Datasheet - Page 324

no-image

NS7520B-1-C36

Manufacturer Part Number
NS7520B-1-C36
Description
IC ARM MICROPROCESSOR 177BGA
Manufacturer
Digi International
Series
NET+ARM®r
Datasheets

Specifications of NS7520B-1-C36

Applications
Network Processor
Core Processor
ARM7
Program Memory Type
External Program Memory
Controller Series
-
Ram Size
External
Interface
EBI/EMI, Ethernet, DMA, SPI, UART
Number Of I /o
16
Voltage - Supply
1.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
177-LFBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NS7520B-1-C36
Manufacturer:
Digi International
Quantity:
10 000
Part Number:
NS7520B-1-C36
Manufacturer:
NETARM
Quantity:
20 000
Transmit buffer closed bit is not functional
Transmit FIFO timing issue
3 1 2
N S 7 5 2 0 e r r a t a
The transmit buffer closed (TXBC) bit, D01, in Serial Status Register A (Serial
Controller module) does not work as described.
Workaround
To determine when the last character has been transmitted, use the software
workaround for the mode you are using:
Interrupt mode:
There are three options in interrupt mode:
1
2
3
DMA mode:
When transmitting characters from the FIFO, you must be sure each character is
shifted out before the next character is processed. Otherwise, the first clock and
data bit of the new character can be corrupted.
Waiting
Polling TXEMPTY
Poll TXEMPTY (bit 0) in Serial Channel Status Register A. When the bit
indicates empty, allow 1 character time to let the last character exit the
shift register.
Using TXHALF interrupt
You can use this method when filling the FIFO using word writes (32-bit
transfers).
Enable the TXHALF interrupt by setting bit 2 in Serial Channel Control
Register A. When this interrupt occurs, it indicates that there are no more
than 16 bytes remaining in the FIFO. Once it occurs, wait 17 character
times — 16 plus 1 character time to allow the last character to exit the shift
register.
Wait 33 character times after receiving the DMA complete interrupt.
If the FIFO was filled using byte writes, wait 9 character times.
If the FIFO was filled using word writes, wait 33 character times.
N S 7 5 2 0 H a r d w a r e R e f e r e n c e , R e v G 9 / 2 0 0 7

Related parts for NS7520B-1-C36