AD9898KCP-20 Analog Devices Inc, AD9898KCP-20 Datasheet - Page 26

• Manufacturer Part Number: AD9898KCP-20
• Description: IC CCD SIGNAL PROC/GEN 48-LFCSP
• Manufacturer: Analog Devices Inc
• Type: CCD Signal Processor, 10-Bitr

Specifications of AD9898KCP-20

• Rohs Status: RoHS non-compliant
• Input Type: Logic
• Output Type: Logic
• Interface: 3-Wire Serial
• Mounting Type: Surface Mount
• Package / Case: 48-LFCSP
• Analog Front End Type: CCD
• Analog Front End Category: Video
• Interface Type: Serial (3-Wire)
• Input Voltage Range: 0.5V
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (typ): 3V
• Operating Supply Voltage (max): 3.6V
• Resolution: 10b
• Number Of Adc's: 1
• Power Supply Type: Analog/Digital
• Operating Temp Range: -20C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 48
• Package Type: LFCSP EP
• Number Of Channels: 3
• Current - Supply: -
• Lead Free Status / RoHS Status: Not Compliant

AD9898
Controlling CLPOB Clamp Pulse Outputs
The registers in Table XII are used for programming the CLPOB
pulse, which will be disabled in all CCD regions by setting
CLPCNT = 0. The CLPTOGx (x = 0, 1) are used to set the
CLPOB toggle positions. The CLPENx (x = 0, 1, 2, 3, and 4)
are used to enable or disable the CLPOB pulse separately in
each CCD region when CLPMODE = 0. The CLPEN regis-
ters have no effect if CLPMODE = 1. In this case, the CLPOB
pulse will be asserted in all CCD regions, regardless of the value
set in the CLPENx registers.
Figure 22 shows an example of the CLPOB pulse being disabled
in CCD Regions 1 and 3 by setting CLPEN1 = 1 and CLPEN3
= 1. Note that the CLPOB pulse remains disabled in the first
line of the following CCD region.
(INTERNAL)
CLPMASK
CLPOB
HD
VD
PROGRAMMING POSITIONS
1. SCP0 = 0 (FIXED), CLPEN0 = 1
2. SCP1 = 3, CLPEN1 = 0
3. SCP2 = 4, CLPEN2 = 1
4. SCP3 = 5, CLPEN3 = 0
5. SCP4 = 1, CLPEN4 = 1
NOTE
THE INTERNAL CLPMASK SIGNAL EXTENDS ONE EXTRA HD CYCLE FROM THE TIME WHEN THE
CLPMASK PERIOD CHANGES FROM LOW TO HIGH. AS A RESULT, ONE ADDITIONAL CLPOB PULSE
IS MASKED, AS SHOWN AT POSITIONS A AND B.
1
0
1
2
2
Figure 22. CLPOB Outputs with CLPMODE = 0
3
4
5
6
3
–26–
A
7
*SCP0 is not a programmable register and therefore is not listed in the register
map tables. SCP0 is a fixed sequence and always starts at the falling edge of
VD. Although this register is not programmable, the CLPEN0 register is still
used to enable or disable the CLPOB pulse for the SCP0 region.
8
9
10
SCP[4:1]
SCP0*
SCP1
SCP2
SCP3
SCP4
Table XIII. SCP and CLPEN
11
4
12
5
13
B
CLPEN[4:0]
CLPEN0
CLPEN1
CLPEN2
CLPEN3
CLPEN4
14
15
16
REV. 0