PCA9502BS,128 NXP Semiconductors, PCA9502BS,128 Datasheet - Page 7
![IC I/O EXPANDER I2C/SPI 24HVQFN](/photos/6/82/68224/568-24-hvqfn_sot616-1_sml.jpg)
PCA9502BS,128
Manufacturer Part Number
PCA9502BS,128
Description
IC I/O EXPANDER I2C/SPI 24HVQFN
Manufacturer
NXP Semiconductors
Datasheet
1.PCA9502BS157.pdf
(25 pages)
Specifications of PCA9502BS,128
Package / Case
24-VQFN Exposed Pad, 24-HVQFN, 24-SQFN, 24-DHVQFN
Interface
I²C, SPI
Number Of I /o
8
Interrupt Output
No
Frequency - Clock
400kHz
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Logic Family
PCA9502
Number Of Lines (input / Output)
8.0 / 8.0
Operating Supply Voltage
2.5 V to 3.3 V
Power Dissipation
300 mW
Operating Temperature Range
- 40 C to + 85 C
Input Voltage
5.5 V
Logic Type
I/O Expander
Maximum Clock Frequency
400 KHz
Mounting Style
SMD/SMT
Number Of Input Lines
8.0
Number Of Output Lines
8.0
Output Current
10 mA
Output Voltage
5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
935281363128
PCA9502BS-F
PCA9502BS-F
PCA9502BS-F
PCA9502BS-F
NXP Semiconductors
9. I
PCA9502_3
Product data sheet
2
C-bus operation
9.1 Data transfers
The two lines of the I
lines are connected to a positive supply via a pull-up resistor, and remain HIGH when the
bus is not busy. Each device is recognized by a unique address whether it is a
microcomputer, LCD driver, memory or keyboard interface and can operate as either a
transmitter or receiver, depending on the function of the device. A device generating a
message or data is a transmitter, and a device receiving the message or data is a
receiver. Obviously, a passive function like an LCD driver could only be a receiver, while a
microcontroller or a memory can both transmit and receive data.
One data bit is transferred during each clock pulse (see
line must remain stable during the HIGH period of the clock pulse in order to be valid.
Changes in the data line at this time will be interpreted as control signals. A HIGH-to-LOW
transition of the data line (SDA) while the clock signal (SCL) is HIGH indicates a START
condition, and a LOW-to-HIGH transition of the SDA while SCL is HIGH defines a STOP
condition (see
free again at a certain time interval after the STOP condition. The START and STOP
conditions are always generated by the master.
The number of data bytes transferred between the START and STOP condition from
transmitter to receiver is not limited. Each byte, which must be eight bits long, is
transferred serially with the most significant bit first, and is followed by an acknowledge bit.
(see
The device that acknowledges has to pull down the SDA line during the acknowledge
clock pulse, while the transmitting device releases this pulse (see
Fig 4. Bit transfer on the I
Fig 5. START and STOP conditions
Figure
SDA
SCL
6). The clock pulse related to the acknowledge bit is generated by the master.
START condition
Figure
SDA
SCL
S
2
C-bus are a serial data line (SDA) and a serial clock line (SCL). Both
5). The bus is considered to be busy after the START condition and
Rev. 03 — 13 October 2006
2
C-bus
data valid
data line
stable;
8-bit I/O expander with I
allowed
change
of data
Figure
STOP condition
4). The data on the SDA
Figure
mba607
P
2
C-bus/SPI interface
PCA9502
© NXP B.V. 2006. All rights reserved.
7).
mba608
SDA
SCL
7 of 25