WJLXT972ALC.A4 Intel, WJLXT972ALC.A4 Datasheet - Page 35

no-image

WJLXT972ALC.A4

Manufacturer Part Number
WJLXT972ALC.A4
Description
IC TRANS 3.3V ETHERNET 64-LQFP
Manufacturer
Intel
Type
Transceiverr
Datasheet

Specifications of WJLXT972ALC.A4

Number Of Drivers/receivers
1/1
Protocol
IEEE 802
Voltage - Supply
3.14 V ~ 3.45 V
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
857341

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WJLXT972ALC.A4
Manufacturer:
INPHI33
Quantity:
5 084
Part Number:
WJLXT972ALC.A4
Manufacturer:
Intel
Quantity:
10 000
Part Number:
WJLXT972ALC.A4
Manufacturer:
INPHI
Quantity:
20 000
Part Number:
WJLXT972ALC.A4
Quantity:
200
Company:
Part Number:
WJLXT972ALC.A4
Quantity:
980
Company:
Part Number:
WJLXT972ALC.A4
Quantity:
940
Part Number:
WJLXT972ALC.A4-857341
Manufacturer:
Cortina
Quantity:
1 643
Part Number:
WJLXT972ALC.A4-857341
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
Part Number:
WJLXT972ALC.A4-857345
Manufacturer:
Cortina
Quantity:
2 456
Part Number:
WJLXT972ALC.A4-857345
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
LXT972M PHY
Datasheet
302875, Revision 5.3
31 October 2007
5.7
5.7.1
Figure 11
Cortina Systems
100 Mbps Operation
100BASE-X Network Operations
During 100BASE-X operation, the LXT972M PHY transmits and receives 5-bit symbols
across the network link.
Figure 11
MAC is not actively transmitting data, the LXT972M PHY sends out Idle symbols on the
line.
As
as the LXT972M PHY detects the start of preamble, it transmits a Start-of-Stream
Delimiter (SSD, symbols J and K) to the network. It then encodes and transmits the rest of
the packet, including the balance of the preamble, the SFD, packet data, and CRC.
Once the packet ends, the LXT972M PHY transmits the End-of-Stream Delimiter (ESD,
symbols T and R) and then returns to transmitting Idle symbols.
For details on the symbols used, see 4B/5B coding listed in
page
100BASE-X Frame Format
As shown in
transmits the data to the network using MLT-3 line code. MLT-3 signals received from the
network are de-scrambled, decoded, and sent across the MII to the MAC.
®
Replaced by
/J/K/ code-groups
Start-of-Stream
Delimiter (SSD)
P0
LXT972M Single-Port 10/100 Mbps PHY Transceiver
Figure 11
39.
64-Bit Preamble
P1
(8 Octets)
shows the structure of a standard frame packet in 100BASE-X mode. When the
P6
Figure 12,
shows, the MAC starts each transmission with a preamble pattern. As soon
Delimiter (SFD)
Start-of-Frame
SFD
DA
Address (6 Octets each)
in 100BASE-TX mode, the LXT972M PHY scrambles and
Destination and Source
DA
SA
SA
Packet Length
L1
(2 Octets)
L2
(Pad to minimum packet size)
D0
Data Field
D1
Dn
Table 16, 4B/5B Coding, on
Frame Check Field
(4 Octets)
CRC
5.7 100 Mbps Operation
End-of-Stream Delimiter (ESD)
/T/R/ code-groups
Replaced by
B3466-01
InterFrame Gap / Idle Code
I0
(> 12 Octets)
IFG
Page 35

Related parts for WJLXT972ALC.A4