5V49EE703NDGI8 IDT, Integrated Device Technology Inc, 5V49EE703NDGI8 Datasheet - Page 8

no-image

5V49EE703NDGI8

Manufacturer Part Number
5V49EE703NDGI8
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Programmable PLL Clock Synthesizerr
Datasheet

Specifications of 5V49EE703NDGI8

Number Of Elements
4
Pll Input Freq (min)
1MHz
Pll Input Freq (max)
200MHz
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
-40C to 85C
Package Type
VFQFPN EP
Output Frequency Range
0.001 to 200MHz
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (max)
3.465V
Operating Temperature Classification
Industrial
Pin Count
28
Lead Free Status / Rohs Status
Compliant
SS_OFFSET[5:0]
These bits are used to program the fractional offset with
respect to the nominal M integer value. For center spread,
the SS_OFFSET is set to '0' so that the spread spectrum
waveform is centered about the nominal M (Mnom) value.
For down spread, the SS_OFFSET > '0' such the spread
spectrum waveform is centered about the (Mideal -1
+SS_Offset) value. The downspread percentage can be
thought of in terms of center spread. For example, a
downspread of -1% can also be considered as a center
spread of ±0.5% but with Mnom shifted down by one and
offset. The SS_OFFSET has integer values ranging from 0
to 63.
SD[3:0]
These bits are used to shape the profile of the spread
spectrum waveform. These are delta-encoded samples of
the waveform. There are twelve sets of SD samples. The
NSSC bits determine how many of these samples are used
for the waveform. The sum of these delta-encoded samples
(sigma delta- encoded samples) determine the amount of
spread and should not exceed (63 - SS_OFFSET). The
maximum spread is inversely proportional to the nominal M
integer value.
DITH
This bit is used for dithering the sigma-delta-encoded
samples. This will randomize the least-significant bit of the
input to the spread spectrum modulator. Set the bit to '1' to
enable dithering.
X2
This bit will double the total value of the
sigma-delta-encoded-samples which will increase the
amplitude of the spread spectrum waveform by a factor of
two. When X2 is '0', the amplitude remains nominal but if set
to '1', the amplitude is increased by x2. The following
equations govern how the spread spectrum is set:
T
N
SD[3:0]
where S
SD
Amplitude = ((2*N[11:0] + A[3:0] + 1) * Spread% / 100) /2
(Eq. 5)
IDT® EEPROM PROGRAMMABLE CLOCK GENERATOR
SSC
SSC
IDT5V49EE703
EEPROM PROGRAMMABLE CLOCK GENERATOR
K
is the delta-encoded sample out of a possible 12.
= TSSC[3:0] + 2 (Eq. 2)
= NSSC[2:0] * 2 (Eq. 3)
K
J
= S
is the unencoded sample out of a possible 12 and
J+1
(unencoded) - S
J
(unencoded) (Eq. 4)
8
if 1 < Amplitude < 2, then set X2 bit to '1'.
Modulation frequency:
F
F
F
Spread:
Σ∆ = SD
the number of samples used depends on the N
Σ∆< 63 - SS_OFFSET
±Spread% = (Σ∆ * 100)/(64 * (2*N[11:0] + A[3:0] + 1) (Eq. 9)
±Max Spread% / 100 = 1 / M
PFD
VCO
SSC
= F
= F
= F
IN
PFD
PFD
0
+ SD
/ D (Eq. 6)
/ (4 * Nssc * Tssc) (Eq. 8)
* M
1
NOM
+ SD
(Eq. 7)
2
+ … + SD
NOM
11
IDT5V49EE703
or 2 / M
CLOCK SYNTHESIZER
NOM
(X2=1)
SSC
REV F 022310
value

Related parts for 5V49EE703NDGI8