SI3019-F-FTR Silicon Laboratories Inc, SI3019-F-FTR Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI3019-F-FTR
Manufacturer Part Number
SI3019-F-FTR
Description
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI3019-F-FTR.pdf
(112 pages)
Specifications of SI3019-F-FTR
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI3019-F-FTR
Manufacturer:
SiliconL
Quantity:
5 000
Company:
Part Number:
SI3019-F-FTR
Manufacturer:
SiliconLa
Quantity:
872
Part Number:
SI3019-F-FTR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
5.6. Calibration
The Si3050 initiates two auto-calibrations by default
when the device goes off-hook or experiences a loss of
line power. A 17 ms resistor calibration is performed to
allow circuitry internal to the DAA to adjust to the exact
line conditions present at the time of going off-hook.
This resistor calibration can be disabled by setting the
RCALD
calibration is also performed to remove offsets that
might be present in the on-chip A/D converter, which
could affect the A/D dynamic range. The ADC
auto-calibration is initiated after the DAA dc termination
stabilizes and the resistor calibration completes. Due to
the large variation in line conditions and line card
behavior presented to the DAA, it might be beneficial to
use manual ADC calibration instead of auto-calibration.
Manual ADC calibration should be executed as close as
possible to 256 ms before valid transmit/receive data is
expected.
The following steps should be taken to implement
manual ADC calibration:
1. The CALD bit (auto-calibration disable—Register 17)
2. The MCAL bit (manual calibration) must be toggled
3. The calibration is completed in 256 ms.
5.7. In-Circuit Testing
The Si3050’s advanced design provides the designer
with
functionality during production line tests and support for
end-user diagnostics. Six loopback modes allow
increased coverage of system components. For four of
the test modes, a line-side power source is needed.
While a standard phone line can be used, the test circuit
in Figure 1 on page 6 is adequate. In addition, an
off-hook sequence must be performed to connect the
power source to the line-side device.
For the start-up loopback test mode, no line-side power
is necessary, and no off-hook sequence is required. The
start-up test mode is enabled by default. When the PDL
bit (Register 6, bit 4) is set (the default case), the line
side is in a powerdown mode, and the system-side is in
a digital loopback mode. In this mode, data received on
DRX passes through the internal filters and is
transmitted on DTX. This path introduces approximately
0.9 dB of attenuation on the DRX signal received. The
group delay of both transmit and receive filters exists
between DRX and DTX. Clearing the PDL bit disables
this mode, and the DTX data switches to the receive
data from the line side. When the PDL bit is cleared, the
must be set to 1.
to one and then 0 to begin and complete the
calibration.
an
bit
increased
(Register 25, bit 5).
ability
to
determine
A
256 ms
system
ADC
Rev. 1.31
FDT bit (Register 12, bit 6) becomes active to indicate
that successful communication between the line side
and
verification that the communications link is operational.
The digital data loop-back mode offers a way to input
data on the DRX pin and have the identical data output
on the DTX pin through bypassing the transmit and
receive filters. Setting the DDL bit (Register 10, bit 0)
enables this mode, which provides an easy way to verify
communication between the host processor/DSP and
the DAA. No line-side power or off-hook sequence is
required for this mode.
The remaining test modes require an off-hook sequence
to operate. The following sequence lists the off-hook
requirements:
1. Powerup or reset.
2. Allow the internal PLL to lock on PCLK and FSYNC.
3. Enable line-side by clearing PDL bit.
4. Issue an off-hook command.
5. Delay 402.75 ms for calibration to occur.
6. Set desired test mode.
The communications link digital loopback mode allows
the host processor to provide a digital input test pattern
on DRX and receive that digital test pattern back on
DTX. To enable this mode, set the IDL bit (Register 1,
bit 1). The communications link is tested in this mode.
The digital stream is delivered across the isolation
capacitors, C1 and C2, of the "2. Typical Application
Schematic" on page 17, to the line-side device and
returned across the same path. In this digital loopback
mode, the 0.9 dB attenuation and filter group delays
also exist.
The PCM analog loopback mode extends the signal
path of the analog loopback mode. In this mode, an
analog signal is driven from the line into the line-side
device. This analog signal is converted to digital data
and then passed across the communications link to the
system-side device. The data passes through the
receive filter, through the transmit filter, and is then
passed across the communications link and sent back
out onto the line as an analog signal. Set the PCML bit
(Register 33, bit 7) to enable this mode.
With the final testing mode, internal analog loopback,
the system can test the operation of the transmit and
receive paths on the line-side device and the external
components in the "2. Typical Application Schematic"
on page 17. The host provides a digital test waveform
on DRX. Data passes across the isolation barrier, is
transmitted to and received from the line, passes back
across the isolation barrier, and is presented to the host
on DTX. Clear the HBE bit (Register 2, bit 1) to enable
this mode.
system
Si3050 + Si3018/19
side
is
established.
This
provides
25