PEB20591HV22XP Lantiq, PEB20591HV22XP Datasheet - Page 26
![](/photos/31/30/313084/80pin_mqfp_sml.jpg)
PEB20591HV22XP
Manufacturer Part Number
PEB20591HV22XP
Description
Manufacturer
Lantiq
Datasheet
1.PEB20591HV22XP.pdf
(63 pages)
Specifications of PEB20591HV22XP
Control Interface
HDLC
Lead Free Status / Rohs Status
Supplier Unconfirmed
PRELIMINARY
Data Sheet
Control and Maintenance Bits
Bit
LF
M
CV
S
T
DC
U
The coding technique used in the VIP transceiver is half-bauded AMI code with a 50 %
pulse width (refer to
•
Binary Value
Logical ‘0’
Logical ‘1’
A Code Violation (CV) is caused by two successive pulses with the same polarity.
PN
Coding
Description
Framing Bit
Always logical ‘1’.
M-Bit
Final bit of the frame. Four successive M-bits compose a superframe. Three
signals are carried in this superframe:
Code Violation Bit
First bit of the superframe. Used for superframe synchronization.
Service Bit
Third bit of the superframe. Accessible via DELIC’s command/status interface.
Conveys test loop control information from the PBX to the TE and reports
transmission errors from the TE to the PBX (far-end code violation).
T-Bit
2nd and 4th bit of the superframe. Accessible via DELIC’s command/status
interface. Carries the D-channel "available/blocked" information for the terminal
and the DECT synchronization information.
DC Balancing Bit
May be added to the burst to decrease DC offset voltage on the line after
transmission of a CV in the M-bit position. VIP issues this DC balancing bit when
transmitting INFO 4 (line activated and synchronized), and when line
characteristics indicate a potential decrease in performance. DELIC is able to
enable or disable this feature (via the DELIC BBC command bit).
Figure
10).
AMI Code with 50 % Pulse Width
Neutral level
Alternate positive and negative pulses
18
Interface Description
PEB 20590
PEB 20591
2001-03-01